下载中心
FPGA教学资源,包括几十个教学实验程序,主芯片为EP2C8Q208C8rar
1星 发布者: 论文帝

2013-07-01 | 2积分 | 44.53MB |  3 次下载

下载 收藏 评论

文档简介
标签: 教学

教学

教学资源

教学

资源

资源

包括

包括

4.1DECODER_3_8\decoder_3_8.qar

..2ENCODER_8_3\encoder_8_3.qar

..3Hex7S_s\Hex7S_s.qar

..4Hex7S_d\Hex7S_d.qar

..5MUX_4\MUX_4.qar

..6COMPARE\COMPARE.qar

..7ADDER_4\ADDER_4.qar

..8ADD_SUB_4\ADD_SUB_4.qar

5.1D_FF\D_FF.qar

..2REG\REG.qar

..3SHIFT_R\SHIFT_R.qar

..4 COUNTER\COUNTER.qar

..5 FRE_D\FRE_D.qar

..6SEQDET\SEQDET.qar

6.1vga\vga.qar

..2OLED\cyc2_cii51008.pdf

.......\Driver IC for VGF160128.pdf

.......\oled.qar

.......\QT00-D07049-1H-001_VGF160128B-S001产品规格书_A00.pdf

..3PS_mouse\manage_data.qar

...........\PS2鼠标接口控制器实验演示操作步骤.doc

..4PS2_keyboard\ps2_keyboard.qar

..5UART-RS232\UART.qar

..6sd_core\sd_core.qar

..........\stp1.stp

..........\说明.txt

..7Audio_Interface_TCP\Audio_Interface_TCP.qar

7.1ROM\sinwave.qar

..2SRAM\sram_ctrl.qar

..3Flash\test_norflash.qar

..4FIFO\FIFO.qar

8.1digit_clock\clock.qar

..2light_LAMP\auto_button.bmp

.............\congratulations.bmp

.............\failure.bmp

.............\light.bmp

.............\maker.bmp

.............\mouse_ps2.qar

.............\name.bmp

.............\number.bmp

.............\play_button.bmp

.............\set_button.bmp

.............\说明.txt

..3SOUND_REC_PLY_TCP\SOUND_REC_PLY.qar

....................\录放音实验指导书TCP.doc

9.1SOPC\EP3C16_SOPC.qar

.......\software\.metadata\.lock

.......\........\.........\.log

.......\........\.........\.plugins\com.altera.nj.ui\dialog_settings.xml

.......\........\.........\........\org.eclipse.cdt.core\.log

.......\........\.........\........\....................\hello_world_0.1249266605281.pdom

.......\........\.........\........\....................\hello_world_0_syslib.1249266604781.pdom

.......\........\.........\........\................make.core\.log

.......\........\.........\........\.........................\hello_world_0.sc

.......\........\.........\........\.........................\hello_world_0_syslib.sc

.......\........\.........\........\.........................\specs.c

.......\........\.........\........\.........................\specs.cpp

.......\........\.........\........\.....................ui\dialog_settings.xml

.......\........\.........\........\................ui\dialog_settings.xml

.......\........\.........\........\.............ore.resources\.history\3f\e06c8b8dd57f001e185ab4fd38f06b60

.......\........\.........\........\..........................\........\7c\f022898dd57f001e185ab4fd38f06b60

.......\........\.........\........\..........................\........\8c\419bd73cd87f001e185ab4fd38f06b60

.......\........\.........\........\..........................\........\a7\409bd73cd87f001e185ab4fd38f06b60

.......\........\.........\........\..........................\........\..\f0f1fd19d87f001e185ab4fd38f06b60

.......\........\.........\........\..........................\........\c6\10e4de8dd57f001e185ab4fd38f06b60

.......\........\.........\........\..........................\........\d1\1055e18dd57f001e185ab4fd38f06b60

.......\........\.........\........\..........................\........\.a\11e4de8dd57f001e185ab4fd38f06b60

.......\........\.........\........\..........................\........\ee\e16c8b8dd57f001e185ab4fd38f06b60

.......\........\.........\........\..........................\.projects\hello_world_0\.indexes\33\history.index

.......\........\.........\........\..........................\.........\.............\........\af\history.index

.......\........\.........\........\..........................\.........\.............\........\properties.index

.......\........\.........\........\..........................\.........\............._syslib\.indexes\33\history.index

.......\........\.........\........\..........................\.........\....................\........\af\history.index

.......\........\.........\........\..........................\.........\....................\........\properties.index

.......\........\.........\........\..........................\.root\.indexes\history.version

.......\........\.........\........\..........................\.....\........\properties.index

.......\........\.........\........\..........................\.....\........\properties.version

.......\........\.........\........\..........................\.....\1.tree

.......\........\.........\........\..........................\.safetable\org.eclipse.core.resources

.......\........\.........\........\..................untime\.settings\org.eclipse.cdt.debug.core.prefs

.......\........\.........\........\........................\.........\org.eclipse.cdt.managedbuilder.core.prefs

.......\........\.........\........\........................\.........\org.eclipse.cdt.ui.prefs

.......\........\.........\........\........................\.........\org.eclipse.core.resources.prefs

.......\........\.........\........\........................\.........\org.eclipse.ui.editors.prefs

.......\........\.........\........\........................\.........\org.eclipse.ui.ide.prefs

.......\........\.........\........\........................\.........\org.eclipse.ui.prefs

.......\........\.........\........\............debug.core\.launches\hello_world_0 Nios II HW configuration.launch

.......\........\.........\........\..................ui\launchConfigurationHistory.xml

.......\........\.........\........\............ui.ide\dialog_settings.xml

.......\........\.........\........\...............workbench\dialog_settings.xml

.......\........\.........\........\........................\workbench.xml

.......\........\.........\version.ini

.......\........\hello_world_0\.cdtbuild

.......\........\.............\.cdtproject

.......\........\.............\.project

.......\........\.............\.settings\org.eclipse.cdt.core.prefs

.......\........\.............\.........\org.eclipse.cdt.managedbuilder.core.prefs

.......\........\.............\application.stf

.......\........\.............\Debug\cfi_flash_0.flash

.......\........\.............\.....\generated_app.sh

评论
相关视频
  • Verilog RTL编程实践

  • FPGA时序约束

  • 领航者ZYNQ开发板视频

  • Verilog HDL数字集成电路设计原理与应用

  • 正点原子领航者ZYNQ视频第一期FPGA设计篇

  • 赛灵思FPGA开发板图像及其数字处理

推荐帖子
精选电路图
  • CCD图像传感器在微光电视系统中的应用

  • 光控音效发生器电路

  • 如何利用ESP8266制作一个简单的四轴飞行器

  • 基于IC555的可变PWM振荡器电路

  • 一个简单的立体声平衡指示器电路

  • 一种构建12V和230V双直流电源的简单方法

×