ALC662 Series
(ALC662-GR, ALC662-VC0-GR, ALC662-VC1-GR)
5.1 CHANNEL HIGH DEFINITION AUDIO CODEC
DATASHEET
Rev. 1.3
03 July 2009
Track ID: JATR-1076-21
Realtek Semiconductor Corp.
No. 2, Innovation Road II, Hsinchu Science Park, Hsinchu 300, Taiwan
Tel.: +886-3-578-0211. Fax: +886-3-577-6047
www.realtek.com
ALC662 Series
Datasheet
COPYRIGHT
©2009 Realtek Semiconductor Corp. All rights reserved. No part of this document may be reproduced,
transmitted, transcribed, stored in a retrieval system, or translated into any language in any form or by any
means without the written permission of Realtek Semiconductor Corp.
DISCLAIMER
Realtek provides this document “as is”, without warranty of any kind. Realtek may make improvements
and/or changes in this document or in the product described in this document at any time. This document
could include technical inaccuracies or typographical errors.
TRADEMARKS
Realtek is a trademark of Realtek Semiconductor Corporation. Other names mentioned in this document
are trademarks/registered trademarks of their respective owners.
USING THIS DOCUMENT
This document is intended for the hardware and software engineer’s general information on the Realtek
ALC662 codec IC.
Though every effort has been made to ensure that this document is current and accurate, more
information may have become available subsequent to the production of this guide.
REVISION HISTORY
Revision
1.0
1.1
1.2
Release Date
2007/01/15
2008/03/15
2008/12/02
Summary
First release for ALC662.
Added ALC662-VC (ALC662 C version) data.
Update passband ripple information in Table 82, page 64.
Correct General Description and Software Features sections. The ALC662 supports
Dolby Digital Live (Dolby Home Theater is not supported).
ALC662-VC part number corrected to ALC662-VC0-GR.
Added ALC662-VC1-GR part number information.
Revised Table 85, page 66.
1.3
2009/07/03
5.1 Channel High Definition Audio Codec
ii
Track ID: JATR-1076-21
Rev. 1.3
ALC662 Series
Datasheet
Table of Contents
1.
2.
GENERAL DESCRIPTION ..............................................................................................................................................1
FEATURES .........................................................................................................................................................................2
2.1.
2.2.
2.3.
3.
4.
5.
6.
H
ARDWARE
F
EATURES
................................................................................................................................................2
S
OFTWARE
F
EATURES
..................................................................................................................................................3
ALC662-VC S
ERIES
U
PGRADED
F
EATURES FOR
F
UTURE
WLP ..................................................................................4
SYSTEM APPLICATIONS...............................................................................................................................................4
BLOCK DIAGRAM ...........................................................................................................................................................5
PIN ASSIGNMENTS .........................................................................................................................................................6
5.1.
6.1.
6.2.
6.3.
6.4.
6.5.
P
ACKAGE AND
V
ERSION
I
DENTIFICATION
....................................................................................................................6
D
IGITAL
I/O P
INS
.........................................................................................................................................................7
A
NALOG
I/O P
INS
........................................................................................................................................................7
F
ILTER
/R
EFERENCE
......................................................................................................................................................8
P
OWER
/G
ROUND
..........................................................................................................................................................8
NC (N
OT
C
ONNECTED
) P
INS
........................................................................................................................................8
PIN DESCRIPTIONS.........................................................................................................................................................7
7.
HIGH DEFINITION AUDIO LINK PROTOCOL .........................................................................................................9
7.1.
L
INK
S
IGNALS
..............................................................................................................................................................9
7.1.1. Signal Definitions .................................................................................................................................................10
7.1.2. Signaling Topology...............................................................................................................................................11
7.2.
F
RAME
C
OMPOSITION
................................................................................................................................................12
7.2.1. Outbound Frame – Single SDO............................................................................................................................12
7.2.2. Outbound Frame – Multiple SDOs.......................................................................................................................13
7.2.3. Inbound Frame – Single SDI ................................................................................................................................14
7.2.4. Inbound Frame – Multiple SDIs...........................................................................................................................15
7.2.5. Variable Sample Rates .........................................................................................................................................15
7.3.
R
ESET AND
I
NITIALIZATION
.......................................................................................................................................18
7.3.1. Link Reset .............................................................................................................................................................18
7.3.2. Codec Reset ..........................................................................................................................................................19
7.3.3. Codec Initialization Sequence ..............................................................................................................................20
7.4.
V
ERB AND
R
ESPONSE
F
ORMAT
..................................................................................................................................20
7.4.1. Command Verb Format........................................................................................................................................20
7.4.2. Response Format..................................................................................................................................................23
7.5.
P
OWER
M
ANAGEMENT
...............................................................................................................................................23
7.5.1. System Power State Definitions............................................................................................................................23
7.5.2. Power Controls in NID 01h..................................................................................................................................24
7.5.3. Powered Down Conditions...................................................................................................................................24
8.
SUPPORTED VERBS AND PARAMETERS................................................................................................................25
8.1.
V
ERB
– G
ET
P
ARAMETERS
(V
ERB
ID=F00
H
).............................................................................................................25
8.1.1. Parameter – Vendor ID (Verb ID=F00h, Parameter ID=00h)............................................................................25
8.1.2. Parameter – Revision ID (Verb ID=F00h, Parameter ID=02h)..........................................................................25
8.1.3. Parameter – Subordinate Node Count (Verb ID=F00h, Parameter ID=04h) .....................................................26
8.1.4. Parameter – Function Group Type (Verb ID=F00h, Parameter ID=05h) ..........................................................26
8.1.5. Parameter – Audio Function Capabilities (Verb ID=F00h, Parameter ID=08h) ...............................................26
8.1.6. Parameter – Audio Widget Capabilities (Verb ID=F00h, Parameter ID=09h) ..................................................27
5.1 Channel High Definition Audio Codec
iii
Track ID: JATR-1076-21
Rev. 1.3
ALC662 Series
Datasheet
8.1.7. Parameter – Supported PCM Size, Rates (Verb ID=F00h, Parameter ID=0Ah) ................................................28
8.1.8. Parameter – Supported Stream Formats (Verb ID=F00h, Parameter ID=0Bh) .................................................29
8.1.9. Parameter – Pin Capabilities (Verb ID=F00h, Parameter ID=0Ch) ..................................................................29
8.1.10.
Parameter – Amplifier Capabilities (Verb ID=F00h, Input Amplifier Parameter ID=0Dh) ..........................30
8.1.11.
Parameter – Amplifier Capabilities (Verb ID=F00h, Output Amplifier Parameter ID=12h) ........................30
8.1.12.
Parameter – Connect List Length (Verb ID=F00h, Parameter ID=0Eh) .......................................................31
8.1.13.
Parameter – Supported Power States (Verb ID=F00h, Parameter ID=0Fh) .................................................31
8.1.14.
Parameter – Processing Capabilities (Verb ID=F00h, Parameter ID=10h)..................................................31
8.1.15.
Parameter – GPIO Capabilities (Verb ID=F00h, Parameter ID=11h)..........................................................32
8.1.16.
Parameter – Volume Knob Capabilities (Verb ID=F00h, Parameter ID=13h)..............................................32
8.2.
V
ERB
– G
ET
C
ONNECTION
S
ELECT
C
ONTROL
(V
ERB
ID=F01
H
) ................................................................................33
8.3.
V
ERB
– S
ET
C
ONNECTION
S
ELECT
(V
ERB
ID=701
H
) .................................................................................................33
8.4.
V
ERB
– G
ET
C
ONNECTION
L
IST
E
NTRY
(V
ERB
ID=F02
H
) .........................................................................................34
8.5.
V
ERB
– G
ET
P
ROCESSING
S
TATE
(V
ERB
ID=F03
H
) ...................................................................................................37
8.6.
V
ERB
– S
ET
P
ROCESSING
S
TATE
(V
ERB
ID=703
H
) ....................................................................................................38
8.7.
V
ERB
– G
ET
C
OEFFICIENT
I
NDEX
(V
ERB
ID=D
H
)......................................................................................................38
8.8.
V
ERB
– S
ET
C
OEFFICIENT
I
NDEX
(V
ERB
ID=5
H
) .......................................................................................................38
8.9.
V
ERB
– G
ET
P
ROCESSING
C
OEFFICIENT
(V
ERB
ID=C
H
) ............................................................................................39
8.10.
V
ERB
– S
ET
P
ROCESSING
C
OEFFICIENT
(V
ERB
ID=4
H
)..............................................................................................39
8.11.
V
ERB
– G
ET
A
MPLIFIER
G
AIN
(V
ERB
ID=B
H
) ...........................................................................................................40
8.12.
V
ERB
– S
ET
A
MPLIFIER
G
AIN
(V
ERB
ID=3
H
) ............................................................................................................43
8.13.
V
ERB
– G
ET
C
ONVERTER
F
ORMAT
(V
ERB
ID=A
H
)....................................................................................................44
8.14.
G
ET
C
ONVERTER
F
ORMAT
S
UPPORT
..........................................................................................................................44
8.15.
V
ERB
– S
ET
C
ONVERTER
F
ORMAT
(V
ERB
ID=2
H
) .....................................................................................................45
8.16.
V
ERB
– G
ET
P
OWER
S
TATE
(V
ERB
ID=F05
H
)............................................................................................................46
8.17.
V
ERB
– S
ET
P
OWER
S
TATE
(V
ERB
ID=705
H
).............................................................................................................46
8.18.
V
ERB
– G
ET
C
ONVERTER
S
TREAM
, C
HANNEL
(V
ERB
ID=F06
H
) ...............................................................................47
8.19.
V
ERB
– S
ET
C
ONVERTER
S
TREAM
, C
HANNEL
(V
ERB
ID=706
H
) ................................................................................47
8.20.
V
ERB
– G
ET
P
IN
W
IDGET
C
ONTROL
(V
ERB
ID=F07
H
) ..............................................................................................48
8.21.
V
ERB
– S
ET
P
IN
W
IDGET
C
ONTROL
(V
ERB
ID=707
H
) ...............................................................................................49
8.22.
V
ERB
– G
ET
U
NSOLICITED
R
ESPONSE
C
ONTROL
(V
ERB
ID=F08
H
) ...........................................................................50
8.23.
V
ERB
– S
ET
U
NSOLICITED
R
ESPONSE
C
ONTROL
(V
ERB
ID=708
H
) ............................................................................50
8.24.
V
ERB
– G
ET
P
IN
S
ENSE
(V
ERB
ID=F09
H
)..................................................................................................................51
8.25.
V
ERB
– E
XECUTE
P
IN
S
ENSE
(V
ERB
ID=709
H
)..........................................................................................................51
8.26.
V
ERB
– G
ET
C
ONFIGURATION
D
EFAULT
(V
ERB
ID=F1C
H
/F1D
H
/F1E
H
/F1F
H
).........................................................52
8.27.
V
ERB
– S
ET
C
ONFIGURATION
D
EFAULT
B
YTES
0, 1, 2, 3 (V
ERB
ID=71C
H
/71D
H
/71E
H
/71F
H FOR
B
YTES
0, 1, 2, 3) 52
8.28.
V
ERB
– G
ET
BEEP G
ENERATOR
(V
ERB
ID=F0A
H
) ...................................................................................................53
8.29.
V
ERB
– S
ET
BEEP G
ENERATOR
(V
ERB
ID=70A
H
) ....................................................................................................53
8.30.
V
ERB
– G
ET
GPIO D
ATA
(V
ERB
ID= F15
H
) ..............................................................................................................54
8.31.
V
ERB
– S
ET
GPIO D
ATA
(V
ERB
ID= 715
H
)...............................................................................................................54
8.32.
V
ERB
– G
ET
GPIO E
NABLE
M
ASK
(V
ERB
ID=F16
H
).................................................................................................55
8.33.
V
ERB
– S
ET
GPIO E
NABLE
M
ASK
(V
ERB
ID=716
H
) .................................................................................................55
8.34.
V
ERB
– G
ET
GPIO D
IRECTION
(V
ERB
ID=F17
H
).......................................................................................................56
8.35.
V
ERB
– S
ET
GPIO D
IRECTION
(V
ERB
ID=717
H
) .......................................................................................................56
8.36.
V
ERB
– G
ET
GPIO U
NSOLICITED
R
ESPONSE
E
NABLE
M
ASK
(V
ERB
ID=F19
H
).........................................................57
8.37.
V
ERB
– S
ET
GPIO U
NSOLICITED
R
ESPONSE
E
NABLE
M
ASK
(V
ERB
ID=719
H
)..........................................................57
8.38.
V
ERB
– G
ET
D
IGITAL
C
ONVERTER
C
ONTROL
1 & C
ONTROL
2 (V
ERB
ID= F0D
H
, F0E
H
)..........................................58
8.39.
V
ERB
– S
ET
D
IGITAL
C
ONVERTER
C
ONTROL
1 & C
ONTROL
2 (V
ERB
ID=70D
H
, 70E
H
)............................................59
8.40.
V
ERB
– G
ET
S
UBSYSTEM
ID [31:0] (V
ERB
ID=F20
H
/F21
H
/D22
H
/F23
H
) ..................................................................60
8.41.
V
ERB
– S
ET
S
UBSYSTEM
ID [31:0] (V
ERB
ID=723
H FOR
[31:24], 722
H FOR
[23:16], 721
H FOR
[15:8], 720
H FOR
[7:0])..........................................................................................................................................................................60
8.42.
V
ERB
– G
ET
EAPD C
ONTROL
(V
ERB
ID=F0C
H
) .......................................................................................................61
8.43.
V
ERB
– S
ET
EAPD C
ONTROL
(V
ERB
ID=70C
H
)........................................................................................................61
8.44.
V
ERB
– F
UNCTION
R
ESET
(V
ERB
ID=7FF
H
) ..............................................................................................................62
5.1 Channel High Definition Audio Codec
iv
Track ID: JATR-1076-21
Rev. 1.3
ALC662 Series
Datasheet
9.
ELECTRICAL CHARACTERISTICS ..........................................................................................................................63
9.1.
DC C
HARACTERISTICS
...............................................................................................................................................63
9.1.1. Absolute Maximum Ratings ..................................................................................................................................63
9.1.2. Threshold Voltage ................................................................................................................................................63
9.1.3. Digital Filter Characteristics ...............................................................................................................................64
9.1.4. SPDIF Output Characteristics .............................................................................................................................64
9.2.
AC C
HARACTERISTICS
...............................................................................................................................................65
9.2.1. Link Reset and Initialization Timing ....................................................................................................................65
9.2.2. Link Timing Parameters at the Codec ..................................................................................................................66
9.2.3. SPDIF Output Timing...........................................................................................................................................67
9.2.4. Test Mode .............................................................................................................................................................67
9.3.
A
NALOG
P
ERFORMANCE
............................................................................................................................................68
10.
10.1.
10.2.
10.3.
10.4.
11.
11.1.
12.
APPLICATION CIRCUITS .......................................................................................................................................69
F
ILTER
C
ONNECTION
.................................................................................................................................................69
O
NBOARD
F
RONT
P
ANEL
H
EADER
C
ONNECTION AND
F
RONT
P
ANEL
I/O ..................................................................70
A
NALOG
I
NPUT
/O
UTPUT
C
ONNECTION
......................................................................................................................71
O
PTIONAL
SPDIF O
UTPUT
.........................................................................................................................................71
MECHANICAL DIMENSIONS.................................................................................................................................72
M
ECHANICAL
D
IMENSIONS
N
OTES
............................................................................................................................73
ORDERING INFORMATION ...................................................................................................................................74
5.1 Channel High Definition Audio Codec
v
Track ID: JATR-1076-21
Rev. 1.3
电子工程世界
