April, 2010, REV3.0
BCT4303
Dual SIM Card Controller
General Description
The BCT4303 is a dual SIM card control chip optimized for GSM/EDGE/GPRS/3G handsets, It provides
the power conversion and signal level translation needed for advanced cell phones to interface with 1.8V
and 3V SIMs. The device meets all requirements for 1.8V and 3V SIMs and contains LDO regulators to
power 1.8V or 3V SIM card from a 2.7V to 5.5V input. A serial port interface(SPI) is used to control dual
SIM channel individually.
The BCT4303 I/O voltage can support 1.5V to 5.5V, which is available in 20-pin 3mm x 3mm QFN package.
The operating temperature range is from -25°C to +85°C.
Applications
Support dual SIM card interface
GSM, EDGE, GPRS and 3G Cell Phones
Features
♦
CMOS Technology for dual SIM card controlling
♦
Control and communication through a SPI interface with baseband processor.
♦
Power management and control for two SIM cards
♦
Independent 1.8/3V VCC control for each SIM card
♦
Fast channel switching
♦
Independent clock stop mode (at high or low level) for each SIM card
♦
Temperature Range: –25°C to 85°C
♦
>8KV ESD on SIM Card Pins
♦
20-pin 3mm x 3mm QFN package (Pb-free & Green available):
ORDERING INFORMATION
Ordering Code
BCT4303ITP-TR
Package Description
20-pin QFN
Temp Range
–25°C
to +85°C
Top Marking
4303
Connection Diagram (Top View)
www.broadchip.com
April, 2010, REV3.0
BCT4303
Dual SIM Card Controller
Pin Description
Pin
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
Name
VSIM2
VIO
VBAT
VSIM1
SCLK1
SRST1
SIO1
SIMIO
SIMRST
SIMCLK
NC
/SYSRSTB
SPICS
SPICK
SPIDATA
NC
VREF
SIO2
SRST2
SCLK2
GND
Reference Voltage Output
System Reset, Low Active
Serial bus selection
Serial bus clock
Serial bus data
SIM2 Supply
Digital IO Supply
Battery Input Voltage
SIM1 Supply
Description
Level-Shifted SIM1 Clock Output
Level-Shifted SIM1 Reset Output
Level-Shifted SIM1 Bidirectional Data Input/Output
Non-Level-Shifted Bidirectional Data I/O
Non-Level-Shifted SIM Reset Input
Non-Level-Shifted SIM Clock Input
Level-Shifted SIM2 Bidirectional Data Input/Output
Level-Shifted SIM2 Reset Output
Level-Shifted SIM2 Clock Output
Ground
Detailed Description Overview
The BCT4303 is a dual SIM card control chip optimized for use with GSM baseband chipsets in handset
applications. Figure 1 shows the block diagram of the BCT4303.
The BCT4303 contains several blocks:
◆
Serial Port Interface (SPI)
◆
Signal Processing Blocks
◆
Analog Blocks
◆
SIM Card Interface
Figure 1. BCT4303 Block Diagram
www.broadchip.com
April, 2010, REV3.0
BCT4303
Dual SIM Card Controller
Application Circuit Example
ABSOLUTE MAXIMUM RATINGS
(1)
Supply Voltage VCC.........................................–0.5V to +7V
DC Switch Voltage (VS)
.
……..... .....…..–0.5V to VCC +0.5V
DC Input Voltage (VIN) .…..…….....….. .........–0.5V to +7.0V
Storage Temperature Range (TSTG) ....... –65°C to +150°C
Junction Temperature under Bias (TJ) .......…............ 150°C
Junction Lead Temperature (TL)
(Soldering, 10 seconds) .................................... 260°C
Power Dissipation (PD) @ +85°C .............................180mW
Note 1:Absolute Maximum Ratings” may cause permanent damage to the device. This is a stress only rating and operation
of the device at these or any other conditions beyond those indicated in the operational sections of this
specification is not implied.
Electrical CHARACTERISTICS
( VBAT=2.7V-5.5V, CVREF=CVSIM1=CVSIM2=2.2uF, minimum loads applied on all outputs, unless
otherwise noted. Typical values are at TA=+25
ºC, VIO=3.0V, VBAT=4.0V
)
Parameter
Input power supply
VBAT
Operating
Voltage
VBAT
Shutdown
Current
VBAT
Operating
Current
VIO Operating Voltage
VIO Shutdown Current
VIO Operating Ground
Current
Input Control
Low Input Threshold
High Input Threshold
Condition
Min
2.7
Typical
Max
5.5
Unit
V
uA
VIO=0V
VSIM1=1.8V, VSIM2=1.8V, no load
---
---
1.5
---
---
0.1
45
2
100
5.5
2
10
uA
V
uA
uA
0.1
3
SPIDATA,
SYSRSTB
SPIDATA,
SYSRSTB
SPICK,
SPICK,
SPICS,
SPICS,
0.85*VIO
0.15*VIO
V
V
www.broadchip.com
April, 2010, REV3.0
BCT4303
Parameter
Dual SIM Card Controller
Condition
Min
1.6
2.7
---
---
Typical
1.8
3.0
50
15
20
0.8
---
---
---
---
---
---
---
---
__
---
__
---
---
---
---
Max
2.2
3.3
---
30
40
1.5
---
0.6
0.23
0.335
---
0.9
0.42
0.4
__
0.4
__
0.15*VSIM
---
-1
0.15*VSIM
0.2*VSIM
Unit
V
V
mA
mV
ms
V
V
V
V
mA
V
V
V
V
V
V
V
mA
V
V
V
V
V
V
V
mA
V
ns
ns
ns
MHz
%
ns
SIM Card Supplies (VSIM1, VSIM2)
1.8V Output Voltage
3.0V Output Voltage
Output Short Current
Limit
Load Regulation(1.8V)
0.05mA<I_load<20mA at Vbat=3.6V
Load Regulation(3.0V)
0.05mA<I_load<10mA at Vbat=4.2V
Turn-On Time
No load, Enable to VSIM1,2 at 90%
selected voltage
GSM Interface
Vih(SIMCLK, SIMRST)
Vil (SIMCLK, SIMRST)
Vil (SIMIO)
Vol<=0.4V, lol=1mA
Vol<=o.4V, lol=0mA
Vih(SIMIO), Voh(SIMIO)
lih,loh=±20uA
lil(SIMIO)
Vil=0V
Vo(SIMIO)
Vil=0.4V
Interface to 3V SIM Card
Vol(SRST)
Sink Current=-20uA (VSIMRST=0.6V)
Voh(SRST)
Source
Current=200uA(VSIMRST=Vio-0.6V)
Vol(SCLK)
Sink Current= -20uA (VSIMCLK=0.6V
Voh(SCLK)
Source
Current=200uA(VSIMCLK=Vio-0.6V)
Vil(SIO)
Vih(SIO), Voh(SIO)
Source Current=20uA
lil(SIO)
VSIO=0V
Vol(SIO)
Sink Current=-1mA(VSIMIO=0V)
Interface to 1.8V SIM Card
Vol(SRST)
Sink Current=-20uA(VSIMRST=0.6V)
Voh(SRST)
Source
Current=200uA(VSIMRST=Vio-0.6V)
Vol(SCLK)
Sink Current= -20uA (VSIMCLK=0.6V
Voh(SCLK)
Source
Current=200uA(VSIMCLK=Vio-0.6V)
Vil(SIO)
Vih(SIO), Voh(SIO)
Source Current=20uA
lil(SIO)
VSIO=0V
Vol(SIO)
Sink Current=-1mA(VSIMIO=0V)
SIM Card Interface Timing
SRST, SIO rise/fall times
VSIM=3, 1.8V, loaded with 30uF
(10%~90%)
VSIM=3,
1.8V,
loaded
with
SCLK rise/fall times
30uF(10%~90%)
VSIM=1.8V, loaded
with 30uF
(10%~90%)
SCLK frequency
SCLK duty cycle
SIMCLK Duty=50%, fSIMCLK=5MHz
SCLK propagation delay
From SIMCLK to SCLK,load with30pF
Vio-0.6
---
---
---
Vio-0.6
---
---
---
0.9*VSIM
---
0.9*VSIM
---
VSIM-0.4
---
---
0.9*VSIM
0.2*VSIM
0.9*VSIM
0.15*VSIM
VSIM-0.4
-1
0.15*VSIM
500
15
40
5
47
8
53
10
www.broadchip.com
April, 2010, REV3.0
BCT4303
Dual SIM Card Controller
Details of the individual subsystems and blocks are described in following Chapters.
Serial Port Interface (SPI)
This module is used to receive the commands transmitted by baseband processor. It will decode the received
data and send corresponding commands to signal processing and analog blocks. The 8-bit serial interface
uses three pins –SPICS#, SPIDATA an SPICK- to enter data. Data read is not available with the serial
interface and data entered must be 8 bits. The description of three pins is:
Signal Name
SPICK
SPIDATA
SPICS
Attribute
Edge Triggered
Level
Active Low
Direction
BB->BCT4303
BB->BCT4303
BB->BCT4303
Description
Serial bus clock
Serial data
SPI bus selection
Figure 2 shows the timing diagram of this serial interface. When the block is idle, SPICK is forced LOW and
SPICS# is forced HIGH. Once the data register contains data and the interface is enabled, SPICS# is pulled
LOW and remains LOW for the duration of the transmission. The first three bits are address bits and the others
are data bits.
Figure 2. SPI Interface Transfer Diagram
Figure 3. SPI Interface Timing Diagram
Serial Port Interface Timing
Symbol
Ts
Th
Parameter
SPIDATA to SPICK setup time
SPIDATA to SPICK hold time
Min
4
4
Tye
Max
Unit
ns
ns
Register Definitions
0000H
Bit
Name
Type
Reset
Reset control Register
4
3
2
RSTVAL
WO
WO
0
0
1
RSTSEL
WO
0
0
WO
0
The LSB of these two signals is for 1
st
SIM card, and MSB is for 2
nd
one.
www.broadchip.com
电子工程世界
