FEATURES
System
•
•
•
•
•
•
Low Power Audio ADC
Low Power
•
•
•
ES8218
High performance and low power multi-
bit delta-sigma audio ADC
I
2
S/PCM master or slave serial data port
Two pairs of analog input with
differential input option
256/384Fs and USB 12/24 MHz system
clocks
Fast power up time
I
2
C interface
1.8V to 3.3V operation
9 mW record
Low standby current
APPLICATIONS
•
•
Wireless remote
Portable audio
ADC
•
•
•
•
•
•
•
24-bit, 8 to 96 kHz sampling frequency
96 dB signal to noise ratio, -85 dB
THD+N
Low noise pre-amplifier
Auto level control (ALC) and noise gate
High PSRR
Shelving filter to compensate mic
frequency response
Support digital mic
ORDERING INFORMATION
ES8218 -40°C ~ +85°C
QFN-28
1
Everest Semiconductor
Confidential
ES8218
1.
2.
3.
4.
5.
6.
7.
BLOCK DIAGRAM ................................................................................................................... 4
PIN OUT AND DESCRIPTION ................................................................................................ 5
TYPICAL APPLICATION CIRCUIT.......................................................................................... 6
CLOCK MODES AND SAMPLING FREQUENCIES ............................................................... 7
MICRO-CONTROLLER CONFIGURATION INTERFACE ...................................................... 7
DIGITAL AUDIO INTERFACE.................................................................................................. 8
ELECTRICAL CHARACTERISTICS ..................................................................................... 10
ABSOLUTE MAXIMUM RATINGS................................................................................................ 10
RECOMMENDED OPERATING CONDITIONS .............................................................................. 10
ADC ANALOG AND FILTER CHARACTERISTICS AND SPECIFICATIONS ........................................ 10
POWER CONSUMPTION CHARACTERISTICS .............................................................................. 11
SERIAL AUDIO PORT SWITCHING SPECIFICATIONS ................................................................... 11
I
2
C SWITCHING SPECIFICATIONS ............................................................................................... 12
8.
CONFIGURATION REGISTER DEFINITION ........................................................................ 13
REGISTER 0X0 – RESET, DEFAULT 0000 0000 ............................................................................ 13
REGISTER 0X1 – CLOCK MANAGER, DEFAULT 0000 0000 ......................................................... 13
REGISTER 0X2 – CLOCK MANAGER, DEFAULT 0000 0001 ......................................................... 14
REGISTER 0X3 – CLOCK MANAGER, DEFAULT 0010 0000 ......................................................... 14
REGISTER 0X4 – CLOCK MANAGER, DEFAULT 0000 0001 ......................................................... 14
REGISTER 0X5 – CLOCK MANAGER, DEFAULT 0000 0000 ......................................................... 14
REGISTER 0X6 – CLOCK MANAGER, DEFAULT 0000 0000 ......................................................... 14
REGISTER 0X7 – SERIAL DATA PORT, DEFAULT 0000 0000........................................................ 15
REGISTER 0X8 – SYSTEM CONTROL, DEFAULT 0111 1110 ........................................................ 15
REGISTER 0X9 – SYSTEM CONTROL, DEFAULT 0000 0000 ........................................................ 15
REGISTER 0XA – SYSTEM CONTROL, DEFAULT 0000 0010 ........................................................ 16
REGISTER 0XB – SYSTEM CONTROL, DEFAULT 0000 0001 ........................................................ 16
REGISTER 0XC – SYSTEM CONTROL, DEFAULT 1111 1100 ........................................................ 16
REGISTER 0XD – SYSTEM CONTROL, DEFAULT 0100 0000 ........................................................ 17
REGISTER 0XE – SYSTEM CONTROL, DEFAULT 0100 0000......................................................... 17
REGISTER 0XF – ADC CONTROL, DEFAULT 0001 0000 ............................................................... 17
REGISTER 0X10 – ADC CONTROL, DEFAULT 0001 1000............................................................. 17
REGISTER 0X11 – ADC CONTROL, DEFAULT 1100 0000............................................................. 18
REGISTER 0X12 – ADC CONTROL, DEFAULT 0001 1100............................................................. 18
REGISTER 0X13 – ADC CONTROL, DEFAULT 0000 0000............................................................. 19
Revision 5.0
2
November 2016
Everest Semiconductor
Confidential
ES8218
REGISTER 0X14 – ADC CONTROL, DEFAULT 1011 0000............................................................. 19
REGISTER 0X15 – ADC CONTROL, DEFAULT 0011 0010............................................................. 20
REGISTER 0X16 – ADC CONTROL, DEFAULT 0000 0011............................................................. 20
REGISTER 0X17 – ADC CONTROL, DEFAULT 0000 0000............................................................. 20
REGISTER 0X18 – ADC CONTROL, DEFAULT 0000 1101............................................................. 20
REGISTER 0X19 – ADC CONTROL, DEFAULT 0000 0110............................................................. 20
REGISTER 0X1A – ADC CONTROL , DEFAULT 0001 1111 ........................................................... 21
REGISTER 0X1B – ADC CONTROL, DEFAULT 1111 0111 ............................................................ 21
REGISTER 0X1C – ADC CONTROL, DEFAULT 1111 1101 ............................................................ 21
REGISTER 0X1D – ADC CONTROL, DEFAULT 1111 1111 ............................................................ 21
REGISTER 0X1E – ADC CONTROL, DEFAULT 0001 1111............................................................. 21
REGISTER 0X1F – ADC CONTROL, DEFAULT 1111 0111 ............................................................. 21
REGISTER 0X20 – ADC CONTROL, DEFAULT 1111 1101............................................................. 21
REGISTER 0X21 – ADC CONTROL, DEFAULT 1111 1111............................................................. 21
REGISTER 0X22 – FLAG, DEFAULT 0000 0000 ............................................................................ 21
9. PACKAGE .............................................................................................................................. 22
10.
CORPORATE INFORMATION .......................................................................................... 23
Revision 5.0
3
November 2016
Everest Semiconductor
Confidential
ES8218
1. BLOCK DIAGRAM
ASDOUT
SCLK
LRCK
CDATA
CCLK
CE
MCLK
Clock Mgr
IC
2
I S/PCM
2
LIN2
LIN1
RIN1
RIN2
PGA
PGA
Mono
ADC
ADC ALC
Analog Reference
Power Supply
VMID
ADCVREF
DVDD
PVDD
DGND
AVDD
AGND
Revision 5.0
4
November 2016
Everest Semiconductor
Confidential
ES8218
2. PIN OUT AND DESCRIPTION
LIN2
RIN1
LIN1
MICBIAS
CE
CDATA
CCLK
22
23
24
25
26
27
28
MCLK
DVDD
PVDD
DGND
SCLK
NC
LRCK
1
2
3
4
5
6
7
ES8218
21
20
19
18
17
16
15
RIN2
VMID
ADCVREF
AGND
AVDD
NC
NC
14
13
12
11
10
9
8
NC
NC
NC
NC
NC
DMIC_SCL
ASDOUT
PIN
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
MCLK
DVDD
PVDD
DGND
SCLK
NC
LRCK
ASDOUT
DMIC_SCL
NC
NC
NC
NC
NC
NC
NC
AVDD
AGND
ADCVREF
VMID
RIN2
LIN2
RIN1
LIN1
MICBIAS
CE
CDATA
CCLK
NAME
I
Supply
Supply
Supply
I/O
I/O
O
I/O
Supply
Supply
O
O
I
I
I
I
I
I/O
I
Master clock
Digital core supply
Digital IO supply
Digital ground
Audio data bit clock
No connect
Audio data left and right clock
ADC audio data
Digital mic clock
No connect
No connect
No connect
No connect
No connect
No connect
No connect
Analog supply
Analog ground
Decoupling capacitor
Decoupling capacitor
Right analog input
Left analog input
Right analog input
Left analog input
Mic bias
I
2
C device address selection
I
2
C data input or output
I
2
C clock input
DESCRIPTION
Revision 5.0
5
November 2016
电子工程世界
ARM技术
