首页 > 器件类别 >

NJ6N80-BL

6.0A 800V N-CHANNEL POWER MOSFET

厂商名称:南晶电子(DGNJDZ)

下载文档
文档预览
NJ6N80 POWER MOSFET
6.0A 800V N-CHANNEL POWER MOSFET
DESCRIPTION
The NJ6N80 is a N-channel mode power MOSFET using
advanced technology to provide customers with planar stripe and
DMOS technology. This technology specialized in allowing a
minimum on-state resistance and superior switching performance. It
also can withstand high energy pulse in the avalanche and commutation
mode.
1
TO-220
FEATURES
* V
DS
=
800V
* I
D
=
6.0A
*
RDS(on) = 2.0
ohm
@VGS = 10 V
*
Improved dv/dt capability
*Fast
switching
*
100% avalanche tested
1
TO-220F
SYMBOL
ORDERING INFORMATION
Ordering Number
NJ6N80-LI
NJ6N80-BL
NJ6N80F-LI
Package
TO-220
TO-220
TO-220F
Pin Assignment
1
2
3
G
D
S
G
D
S
G
D
S
Packing
Tape
Box
Bulk
Tube
Note:
Pin Assignment: G: Gate
D: Drain
S: Source
NJ6N80 POWER MOSFET
ABSOLUTE MAXIMUM RATINGS
(T
C
=25°C, unless otherwise specified)
PARAMETER
SYMBOL
RATINGS
UNIT
Drain-Source Voltage
V
DSS
800
V
Gate-Source Voltage
V
GSS
±30
V
Continuous
I
D
6
A
Drain Current (Note 1)
22
A
Pulsed
I
DM
Single Pulsed (Note 2)
E
AS
680
mJ
Avalanche Energy
15.8
mJ
Repetitive (Note 1)
E
AR
Peak Diode Recovery dv/dt (Note 3)
dv/dt
4.5
V/ns
TO-220
W
138
Power Dissipation
P
D
51
W
TO-220F
Junction Temperature
T
J
+150
°C
Storage Temperature
T
STG
-55~+150
°C
Note: 1. Repetitive Rating: Pulse width limited by maximum junction temperature
2. L = 37mH, I
AS
= 6A, V
DD
= 50V, R
G
= 25 , Starting T
J
= 25°C
3. I
SD
5.5A, di/dt 200A/μs, V
DD
BV
DSS
, Starting T
J
= 25°C
4. Absolute maximum ratings are those values beyond which the device could be permanently damaged.
Absolute maximum ratings are stress ratings only and functional device operation is not implied.
THERMAL CHARACTERISTICS
PARAMETER
Junction to Ambient
Junction to Case
TO-220
TO-220F
SYMBOL
JA
JC
RATINGS
62.5
0.9
2.45
UNIT
°C/W
°C/W
°C/W
TO-220F
NJ6N80 POWER MOSFET
ELECTRICAL CHARACTERISTICS
(T
C
=25°C, unless otherwise specified)
PARAMETER
OFF CHARACTERISTICS
Drain-Source Breakdown Voltage
Breakdown Voltage Temperature Coefficient
Drain-Source Leakage Current
Gate- Source Leakage Current
Forward
Reverse
SYMBOL
TEST CONDITIONS
MIN TYP MAX UNIT
800
0.97
10
100
100
-100
3.0
1.6
5.4
5.0
2.0
V
V/°C
μA
nA
nA
V
S
BV
DSS
I
D
=250μA, V
GS
=0V
BV
DSS
/ T
J
Reference to 25°C, I
D
=250μA
V
DS
=800V, V
GS
=0V
I
DSS
V
DS
=640V, T
C
=125°C
V
GS
=+30V, V
DS
=0V
I
GSS
V
GS
=-30V, V
DS
=0V
ON CHARACTERISTICS
Gate Threshold Voltage
V
GS(TH)
V
DS
=V
GS
, I
D
=250μA
Static Drain-Source On-State Resistance
R
DS(ON)
V
GS
=10V, I
D
=3A
Forward Transconductance
g
FS
V
DS
=50V, I
D
=3A (Note 1)
DYNAMIC PARAMETERS
Input Capacitance
C
ISS
V
GS
=0V, V
DS
=25V,
Output Capacitance
C
OSS
f=1.0MHz
Reverse Transfer Capacitance
C
RSS
SWITCHING PARAMETERS
Total Gate Charge
Q
G
V
GS
=10V, V
DS
=640V, I
D
=6A
Gate to Source Charge
Q
GS
(Note 1, 2)
Gate to Drain Charge
Q
GD
Turn-ON Delay Time
t
D(ON)
Rise Time
t
R
V
DD
=400V, I
D
=6A, R
G
=25
(Note 1, 2)
Turn-OFF Delay Time
t
D(OFF)
Fall-Time
t
F
SOURCE- DRAIN DIODE RATINGS AND CHARACTERISTICS
Maximum Body-Diode Continuous Current
I
S
Maximum Body-Diode Pulsed Current
I
SM
Drain-Source Diode Forward Voltage
V
SD
I
S
=6A, V
GS
=0V
Reverse Recovery Time
t
rr
I
S
=6A, V
GS
=0V,
dI
F
/dt=100A/μs (Note 1)
Reverse Recovery Charge
Q
RR
Note: 1. Pulse Test: Pulse width 300μs, Duty cycle 2%
2. Essentially independent of operating temperature
1010 1310 pF
90 115 pF
8
11
pF
21
6
9
26
65
47
44
30
nC
nC
nC
ns
ns
ns
ns
A
A
V
ns
μC
60
140
105
90
6
22
1.4
615
5.4
NJ6N80 POWER MOSFET
TEST CIRCUITS AND WAVEFORMS
V
GS
Same Type
as DUT
12V
200nF
50k
V
GS
DUT
3mA
Charge
Gate Charge Test Circuit
Gate Charge Waveforms
300nF
V
DS
Q
GS
Q
GD
Q
G
10V
Resistive Switching Test Circuit
Resistive Switching Waveforms
V
DS
R
G
BV
DSS
L
10V
t
P
DUT
V
DD
V
DD
I
AS
E
AS
= 1 LI
AS2
2
BV
DSS
BV
DSS
-V
DD
I
D
I
D
(t)
V
DS
(t)
Time
t
P
Unclamped Inductive Switching Test Circuit
Unclamped Inductive Switching Waveforms
NJ6N80 POWER MOSFET
TEST CIRCUITS AND WAVEFORMS(Cont.)
DUT
R
G
+
V
DS
L
-
I
SD
V
GS
V
DD
Driver
Same Type
as DUT
dv/dt controlled by R
G
I
SD
controlled by pulse period
Peak Diode Recovery dv/dt Test Circuit & Waveforms
V
GS
(Driver
)
D=
Gate Pulse Width
Gate Pulse Period
10V
I
FM
, Body Diode Forward Current
I
SD
(DUT)
I
RM
Body Diode Reverse Current
V
DS
(DUT)
di/dt
Body Diode Recovery dv/dt
V
SD
V
DD
Body Diode Forward
Voltage Drop
查看更多>
硬核黑科技来了!| 普源精电(RIGOL)2020新品发布会暨行业论坛10.28日精彩倒计时!
硬核黑科技来了!|普源精电(RIGOL)2020新品发布会暨行业论坛10.28日精彩倒计时!...
EEWORLD社区 测试/测量
modelsim仿真无波形,求解答
我仿照quartus的FIR例子写了一个工程,想仿真看看结果,但是怎么弄都没波形出来,连时钟都产生不了,不知道为何。想知道到底是代码的问题还是testbench的问题还是modelsim设置的问题。求大神帮我看一下。先谢谢了,代码打包在附件里,testbench也在里面modelsim仿真无波形,求解答我也遇到了同样的问题,求大神指教我也是波形没弄出了,不知道哪里有问题。...
gongdragon FPGA/CPLD
PCB的器件布局注意事项
  在PCB板的设计中,布局是一个非常重要的环节。系统布局的好坏将直接影响到布线的效果,合理的布局可以有以下优点:  ·节省电路板的空间,以减少成本;  ·使系统的体积变小;  ·使系统的可靠性提高。  不好的PCB布局会有相反的作用,合理的布局是系统设计的基础,是PCB板设计成功的第一步。  一般来讲,PCB板布局的方式有两种,一种是交互式PCB板布局,另一种是自动PCB板布局。在实际的应用中,可以采用在自动布局的基础上用交互式布局进行调整,在布局时还可根据走线的情况...
ESD技术咨询 PCB设计
后天的研讨会怎么现在还不告诉地点呀?
后天的研讨会怎么现在还不告诉地点呀?也没有电话确认。ST还有没有谱啊?后天的研讨会怎么现在还不告诉地点呀?研讨会?请问你用什么信息注册的?所有注册的人都已经通过邮件通知了,不会电话确认。再问:楼主注册的是哪一站?注册的是北京,今天没看邮箱,以为会给打电话呢,邮件看到了,不好意思~我明天...
ltfss stm32/stm8
学习调试代码遇到不能理解的地方
1.(UINT16)addr0是什么转换成二进制的意思吗?regValue=(UINT16)15|((UINT16)addr0);2.为什么接口不直接写地址,还是代码本身不规范?voidfpgaHi6130Ctrl(UINT8instance,UINT8cmd,INT32arg)中*(UINT16*)arg=0x1;学习调试代码遇到不能理解的地方1、是左移。2、方便阅读及引用...
chenguanda DSP 与 ARM 处理器
急!求助:关于philips FM 芯片TEA5767自动搜台的问题
现在已有产品上挂一收音机模块,采用philipsTea5767hn,采用3-wire模式。手动搜台已实现,但自动搜台不能实现。不知是相关控制没设置好,还是时序的问题。相关代码:radio_write_data|=0xc000;//setautomaticsearchradio_write_data|=0x8000;//searchup//radio_write_data&=0x7fff;radi...
xingyuezhaoyang 嵌入式系统