首页 > 器件类别 >

PJT7808

20V N-Channel Enhancement Mode MOSFET

厂商名称:强茂(PANJIT)

厂商官网:http://www.panjit.com.tw/

下载文档
文档预览
PPJT7808
20V N-Channel Enhancement Mode MOSFET
Voltage
Features
20 V
Current
500mA
SOT-363
Unit: inch(mm)
Low Voltage Drive (1.2V).
Advanced Trench Process Technology
Specially Designed for Switch Load, PWM Application, etc.
ESD Protected
Lead free in compliance with EU RoHS 2011/65/EU
directive.
Green molding compound as per IEC61249 Std.
(Halogen Free)
Mechanical Data
Case: SOT-363 Package
Terminals : Solderable per MIL-STD-750, Method 2026
Approx. Weight: 0.0002 ounces, 0.006 grams
Marking: T08
Maximum Ratings and Thermal Characteristics
(T
A
=25 C unless otherwise noted)
PARAMETER
Drain-Source Voltage
Gate-Source Voltage
Continuous Drain Current
Pulsed Drain Current
Power Dissipation
(Note 4)
o
SYMBOL
V
DS
V
GS
I
D
I
DM
T
a
=25
o
C
Derate above 25
o
C
P
D
T
J
,T
STG
R
θJA
LIMIT
UNITS
V
V
mA
mA
mW
mW/
o
C
o
20
+10
500
1000
350
2.8
-55~150
357
o
Operating Junction and Storage Temperature Range
Typical Thermal resistance
-
Junction to Ambient
(Note 3)
C
C/W
March 6,2015-REV.00
Page 1
PPJT7808
Electrical Characteristics
(T
A
=25 C unless otherwise noted)
PARAMETER
Static
Drain-Source Breakdown Voltage
Gate Threshold Voltage
BV
DSS
V
GS(th)
V
GS
=0V, I
D
=250uA
V
DS
=V
GS
, I
D
=250uA
V
GS
=4.5V, I
D
=500mA
V
GS
=2.5V, I
D
=200mA
Drain-Source On-State Resistance
R
DS(on)
V
GS
=1.8V, I
D
=100mA
V
GS
=1.5V, I
D
=50mA
V
GS
=1.2V, I
D
=20mA
Zero Gate Voltage Drain Current
Gate-Source Leakage Current
Dynamic
(Note 5)
o
SYMBOL
TEST CONDITION
MIN.
20
0.3
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
TYP.
-
0.65
280
350
400
500
700
-
+0.5
1.4
0.22
0.21
67
19
6
2.8
20
23
23
MAX.
-
0.9
400
650
800
1200
3000
1
+10
-
-
-
-
-
-
-
-
-
-
UNITS
V
V
I
DSS
I
GSS
Q
g
Q
gs
Q
gd
Ciss
Coss
Crss
td
(on)
tr
td
(off)
tf
V
DS
=16V, V
GS
=0V
V
GS
=+8V, V
DS
=0V
uA
uA
Total Gate Charge
Gate-Source Charge
Gate-Drain Charge
Input Capacitance
Output Capacitance
Reverse Transfer Capacitance
Turn-On Delay Time
Turn-On Rise Time
Turn-Off Delay Time
Turn-Off Fall Time
Drain-Source Diode
Maximum Continuous Drain-Source
Diode Forward Current
Diode Forward Voltage
V
DS
=10V, I
D
=500mA,
V
GS
=4.5V
(Note 1,2)
V
DS
=10V, V
GS
=0V,
f=1.0MHZ
V
DD
=10V, I
D
=150mA,
V
GS
=4.0V,
R
G
=10Ω
(Note 1,2)
nC
pF
ns
I
S
V
SD
---
I
S
=500mA, V
GS
=0V
-
-
-
0.87
500
1.3
mA
V
NOTES :
1. Pulse width<300us, Duty cycle<2%
2. Essentially independent of operating temperature typical characteristics.
3. R
JA
is the sum of the junction-to-case and case-to-ambient thermal resistance where the case thermal reference is
defined as the solder mounting surface of the drain pins mounted on a 1 inch FR-4 with 2oz. square pad of copper.
4. The maximum current rating is package limited.
5. Guaranteed by design, not subject to production testing.
March 6,2015-REV.00
Page 2
PPJT7808
TYPICAL CHARACTERISTIC CURVES
Fig.1 On-Region Characteristics
Fig.2 Transfer Characteristics
Fig.3 On-Resistance vs. Drain Current
Fig.4 On-Resistance vs. Junction temperature
Fig.5 On-Resistance Variation with VGS.
Fig.6 Body Diode Characteristics
March 6,2015-REV.00
Page 3
PPJT7808
TYPICAL CHARACTERISTIC CURVES
Fig.7 Gate-Charge Characteristics
Fig.8 Threshold Voltage Variation with Temperature.
Fig.9 Capacitance vs. Drain-Source Voltage.
March 6,2015-REV.00
Page 4
PPJT7808
PART NO PACKING CODE VERSION
PART NO PACKING CODE
Package Type
SOT-363
SOT-363
Packing type
3K pcs / 7” reel
10K pcs / 13” reel
Marking
T08
T08
Version
Halogen free
Halogen free
PJT7808_R1_00001
PJT7808_R2_00001
MOUNTING PAD LAYOUT
March 6,2015-REV.00
Page 5
查看更多>
FPGA IO 输出的信号复位DSP, ARM 电路引起问题探讨
昨天,在我们设计FPGA板发现一个FPGA输出复位电路如下:FPGAIO输出TTL电平,现在的发现,ARM,DSP工作不可靠,有上电死机的问题.如果去掉上拉电阻,这个问题就解决了百思不得其解,求高人解答!FPGAIO输出的信号复位DSP,ARM电路引起问题探讨楼主有没有考虑这样的情况是否符合你的ARM,DSP复位要求:当FPGA的INIT没有完成时候,它的管脚是处于高阻态,这个时候RESET_L的电平是1.7V。另外一个情况就是RESET_L维持低电平...
eeleader FPGA/CPLD
过零检测电路
别小看过零检测,搞不好也不行 过零检测电路。。。。。。。。。。。。。。。。。。。。。。土豪还要收钱?怪不得俺穷人越来越穷~~~不应该啊原来没注意,现在改了,看看还收费不?免费让大家学习吧???????????????????我之前搞过一个过零检测电路,跟楼主的不一样,下次贴出来谢谢分享...
dontium 模拟电子
請幫忙看PCB設計是否有問題
請教各位大神幫我看問題如圖是我PCB板用AD軟件畫的整個分為兩塊區域,數位地和類比地,中間有用bead做連接,數位地和類比地中間有些地方沒有鋪到銅。粉紅色的地方是的我輸出端,有幾個孔是方便示波器觀察做的,有一個輸出孔會接到黃色的地方去做AD採樣。我是用MSP430F1611,AD採樣的數值卻是不正確的,採樣的值都偏大,我懷疑是我PCB設計有問題。黃色AD的線路,從類比地區域拉出來,中間有經過沒有鋪銅的區域,最後的AD採樣角位邊是數位地區塊,這樣是不是會有問題?之前有看過有人從輸出...
pink101 PCB设计
你的FPGA项目,喜欢仿真时间大约占多大比例?
FPGA调试,很麻烦;问题定位,很头痛;是细致前仿、后仿、尽可能提早定位问题?还是直接下载到硬件,在硬件上反复调试?迷茫了。你的FPGA项目,喜欢仿真时间大约占多大比例?10%...
emmyundf FPGA/CPLD
程序员界的大杯具啊,有图有真相~
网友提供的《蜗居》第24集3:30秒截图,有理由相信小贝是搞C++的。桌子上那本书放大看是《大规模Cpp程序设计》,为无数想为cpp献身的人士叹惜呀。搞了一辈子C++,结果老婆跟了宋思明。这部电视剧深刻揭露了C++程序员的杯具性。相信这个重大发现将彻底粉碎那些少年们对程序员这个职业的向往,这个时代女生不会因为你写了一个搞笑程序而嫁给你。建议广大程序们建议你们周围的少男们看一下蜗居,如果他以你为荣,以后想当程序员。你可以告诉他,小贝就是程序员,然后告诉他宋思明是公务员。相信...
ZYXWVU 嵌入式系统
汽车电子稳定程序ESP技术现状扫描
汽车安全性能的提升是汽车业界不断的追求,秉承这一理念,ABS在经过普及阶段以后,目前已进入了产品升级阶段。业界的一致共识是ABS(防抱死制动系统)将向ESP(电子稳定性控制系统)演化。市场上ESP已在拓展自己的领地。在欧洲,2005年大约40%的新注册车辆配备了ESP,在高档车上,ESP已经成为了标准配置,中档车上的装配率也迅速提高,在紧凑型车上装配率稍低。北美和日本的ESP装配率上升也很快。在中国,目前ESP的装配率还比较低,但是可喜的变化正在显现,以往通常只在高档车上才装配ESP,而...
frozenviolet 汽车电子