SPN4402B
N-Channel Enhancement Mode MOSFET
DESCRIPTION
The SPN4402B is the N-Channel logic enhancement
mode power field effect transistors are produced using
high cell density , DMOS trench technology.
This high density process is especially tailored to
minimize on-state resistance.
These devices are particularly suited for low voltage
application , notebook computer power management and
other battery powered circuits where high-side
switching .
FEATURES
30V/12A,R
DS(ON)
= 15mΩ@V
GS
= 10V
30V/10A,R
DS(ON)
= 18mΩ@V
GS
= 4.5V
Super high density cell design for extremely low
RDS (ON)
Exceptional on-resistance and maximum DC
current capability
SOP – 8P package design
APPLICATIONS
Power Management in Note book
Battery Powered System
DC/DC Converter
Load Switch
LCD Display inverter
PIN CONFIGURATION(SOP – 8P)
PART MARKING
2009/12/ 15
Ver.1
Page 1
SPN4402B
N-Channel Enhancement Mode MOSFET
PIN DESCRIPTION
Pin
1
2
3
4
5
6
7
8
Symbol
S
S
S
G
D
D
D
D
Description
Source
Source
Source
Gate
Drain
Drain
Drain
Drain
ORDERING INFORMATION
Part Number
SPN4402BS8RGB
Package
SOP- 8P
Part
Marking
SPN4402B
※
SPN4402BS8RGB : 13” Tape Reel ; Pb – Free ; Halogen – Free
ABSOULTE MAXIMUM RATINGS
(T
A
=25
℃
Unless otherwise noted)
Parameter
Drain-Source Voltage
Gate –Source Voltage
Continuous Drain Current(T
J
=150
℃
)
Pulsed Drain Current
Continuous Source Current(Diode Conduction)
Power Dissipation
Operating Junction Temperature
Storage Temperature Range
Thermal Resistance-Junction to Ambient
T
A
=25℃
T
A
=70℃
T
A
=25℃
T
A
=70℃
Symbol
V
DSS
V
GSS
I
D
I
DM
I
S
P
D
T
J
T
STG
R
θJA
Typical
30
±20
Unit
V
V
A
A
A
W
℃
℃
℃/W
12
10
30
2.3
2.5
1.6
-55/150
-55/150
80
2009/12/ 15
Ver.1
Page 2
SPN4402B
N-Channel Enhancement Mode MOSFET
ELECTRICAL CHARACTERISTICS
(T
A
=25
℃
Unless otherwise noted)
Parameter
Static
Drain-Source Breakdown Voltage
Gate Threshold Voltage
Gate Leakage Current
Zero Gate Voltage Drain Current
On-State Drain Current
Drain-Source On-Resistance
Forward Transconductance
Diode Forward Voltage
Dynamic
Total Gate Charge
Gate-Source Charge
Gate-Drain Charge
Input Capacitance
Output Capacitance
Reverse Transfer Capacitance
Turn-On Time
Turn-Off Time
Symbol
Conditions
Min.
Typ
Max.
Unit
V
(BR)DSS
V
GS
=0V,I
D
=250uA
V
GS(th)
V
DS
=V
GS
,I
D
=250uA
I
GSS
I
DSS
I
D(on)
R
DS(on)
gfs
V
SD
Q
g
Q
gs
Q
gd
C
iss
C
oss
C
rss
t
d(on)
t
r
t
d(off)
t
f
V
DD
=15V,R
L
=15Ω
I
D
≡5.0A,V
GEN
=10V
R
G
=1Ω
V
DS
=15V
GS
=0V
f=1MHz
V
DS
=0V,V
GS
=±20V
V
DS
=24V,V
GS
=0V
V
DS
=24V,V
GS
=0V
T
J
=85℃
V
DS
≥5V,V
GS
=10V
V
GS
= 10V,I
D
=12A
V
GS
=4.5V,I
D
=10A
V
DS
=15V,I
D
=6.2A
I
S
=2.3A,V
GS
=0V
30
0.6
1.8
±100
1
5
25
0.010
0.013
13
0.5
10
2.8
2.0
850
158
120
10
4
15
10
15
12
30
15
0.015
0.018
1.0
18
V
nA
uA
A
Ω
S
V
V
DS
=15V,V
GS
=10V
I
D
= 2A
nC
pF
nS
2009/12/ 15
Ver.1
Page 3
SPN4402B
N-Channel Enhancement Mode MOSFET
TYPICAL CHARACTERISTICS
2009/12/ 15
Ver.1
Page 4
SPN4402B
N-Channel Enhancement Mode MOSFET
TYPICAL CHARACTERISTICS
2009/12/ 15
Ver.1
Page 5
电子工程世界
综合技术交流
