首页 > 器件类别 > 可编程逻辑器件 > 可编程逻辑

10AX016H3F36M1VG

Field Programmable Gate Array,

器件类别:可编程逻辑器件    可编程逻辑   

厂商名称:Intel(英特尔)

厂商官网:http://www.intel.com/

器件标准:

下载文档
器件参数
参数名称
属性值
是否Rohs认证
符合
Reach Compliance Code
unknown
文档预览
Intel
®
Arria
®
10 Device Datasheet
Subscribe
Send Feedback
A10-DATASHEET | 2019.06.24
Latest document on the web:
PDF
|
HTML
Contents
Contents
Intel
®
Arria
®
10 Device Datasheet............................................................................................................................................. 3
Electrical Characteristics...................................................................................................................................................... 3
Operating Conditions.................................................................................................................................................. 3
Switching Characteristics....................................................................................................................................................23
Transceiver Performance Specifications....................................................................................................................... 24
Core Performance Specifications.................................................................................................................................35
Periphery Performance Specifications.......................................................................................................................... 45
HPS Specifications....................................................................................................................................................54
Configuration Specifications................................................................................................................................................ 81
POR Specifications....................................................................................................................................................81
JTAG Configuration Timing.........................................................................................................................................82
FPP Configuration Timing.......................................................................................................................................... 83
AS Configuration Timing............................................................................................................................................86
DCLK Frequency Specification in the AS Configuration Scheme....................................................................................... 87
PS Configuration Timing............................................................................................................................................88
Initialization............................................................................................................................................................ 89
Configuration Files....................................................................................................................................................89
Minimum Configuration Time Estimation......................................................................................................................91
Remote System Upgrades......................................................................................................................................... 93
User Watchdog Internal Circuitry Timing Specifications..................................................................................................93
I/O Timing....................................................................................................................................................................... 93
Programmable IOE Delay................................................................................................................................................... 94
Glossary.......................................................................................................................................................................... 94
Document Revision History for the Intel Arria 10 Device Datasheet.......................................................................................... 99
Intel
®
Arria
®
10 Device Datasheet
2
Send Feedback
A10-DATASHEET | 2019.06.24
Send Feedback
Intel
®
Arria
®
10 Device Datasheet
This datasheet describes the electrical characteristics, switching characteristics, configuration specifications, and I/O timing
for Intel
®
Arria
®
10 devices.
Intel Arria 10 devices are offered in extended and industrial grades. Extended devices are offered in –E1 (fastest), –E2, and –
E3 speed grades. Industrial grade devices are offered in the –I1, –I2, and –I3 speed grades.
The suffix after the speed grade denotes the power options offered in Intel Arria 10 devices.
L—enables the device to operate at low static power while maintaining excellent performance.
S—standard power specification.
V—enables the device to run at lower than default V
CC
, reducing static and dynamic power while retaining equivalent
performance.
H—small device with high performance at the fastest speed grade (–1).
Related Information
Intel Arria 10 Device Overview
Provides more information about the densities and packages of devices in the Intel Arria 10 family.
Electrical Characteristics
The following sections describe the operating conditions and power consumption of Intel Arria 10 devices.
Operating Conditions
Intel Arria 10 devices are rated according to a set of defined parameters. To maintain the highest possible performance and
reliability of the Intel Arria 10 devices, you must consider the operating requirements described in this section.
Intel Corporation. All rights reserved. Agilex, Altera, Arria, Cyclone, Enpirion, Intel, the Intel logo, MAX, Nios, Quartus and Stratix words and logos are trademarks
of Intel Corporation or its subsidiaries in the U.S. and/or other countries. Intel warrants performance of its FPGA and semiconductor products to current
specifications in accordance with Intel's standard warranty, but reserves the right to make changes to any products and services at any time without notice. Intel
assumes no responsibility or liability arising out of the application or use of any information, product, or service described herein except as expressly agreed to in
writing by Intel. Intel customers are advised to obtain the latest version of device specifications before relying on any published information and before placing
orders for products or services.
*Other names and brands may be claimed as the property of others.
ISO
9001:2015
Registered
Intel
®
Arria
®
10 Device Datasheet
A10-DATASHEET | 2019.06.24
Absolute Maximum Ratings
This section defines the maximum operating conditions for Intel Arria 10 devices. The values are based on experiments
conducted with the devices and theoretical modeling of breakdown and damage mechanisms. The functional operation of the
device is not implied for these conditions.
Caution:
Table 1.
Conditions outside the range listed in the following table may cause permanent damage to the device. Additionally, device
operation at the absolute maximum ratings for extended periods of time may have adverse effects on the device.
Absolute Maximum Ratings for Intel Arria 10 Devices
Symbol
V
CC
V
CCP
V
CCERAM
V
CCPT
V
CCBAT
V
CCPGM
V
CCIO
Core voltage power supply
Periphery circuitry and transceiver fabric interface power supply
Embedded memory power supply
Power supply for programmable power technology and I/O pre-driver
Battery back-up power supply for design security volatile key register
Configuration pins power supply
I/O buffers power supply
Description
Condition
(1)
Minimum
–0.50
–0.50
–0.50
–0.50
–0.50
–0.50
–0.50
–0.50
–0.50
–0.50
–0.50
–0.50
–0.50
–0.50
–0.50
–0.50
Maximum
1.21
1.21
1.36
2.46
2.46
2.46
4.10
2.46
2.46
1.34
1.34
2.46
1.27
4.10
2.46
2.46
Unit
V
V
V
V
V
V
V
V
V
V
V
V
V
V
V
V
continued...
3 V I/O
LVDS I/O
V
CCA_PLL
V
CCT_GXB
V
CCR_GXB
V
CCH_GXB
V
CCL_HPS
V
CCIO_HPS
Phase-locked loop (PLL) analog power supply
Transmitter power supply
Receiver power supply
Transceiver output buffer power supply
HPS core voltage and periphery circuitry power supply
HPS I/O buffers power supply
3 V I/O
LVDS I/O
V
CCIOREF_HPS
HPS I/O pre-driver power supply
(1)
The LVDS I/O values are applicable to all dedicated and dual-function configuration I/Os.
Intel
®
Arria
®
10 Device Datasheet
4
Send Feedback
Intel
®
Arria
®
10 Device Datasheet
A10-DATASHEET | 2019.06.24
Symbol
V
CCPLL_HPS
I
OUT
T
J
T
STG
HPS PLL power supply
DC output current per pin
Description
Condition
Minimum
–0.50
–25
(2)(3)(4)(5)
(6)
Maximum
2.46
25
125
150
Unit
V
mA
°C
°C
Operating junction temperature
Storage temperature (no bias)
–55
–65
Related Information
AN 692: Power Sequencing Considerations for Intel Cyclone 10 GX, Intel Arria 10, and Intel Stratix 10 Devices
Provides the power sequencing requirements for Intel Arria 10 devices.
Power-Up and Power-Down Sequences, Power Management in Intel Arria 10 Devices chapter
Provides the power sequencing requirements for Intel Arria 10 devices.
Maximum Allowed Overshoot and Undershoot Voltage
During transitions, input signals may overshoot to the voltage listed in the following table and undershoot to –2.0 V for input
currents less than 100 mA and periods shorter than 20 ns.
The maximum allowed overshoot duration is specified as a percentage of high time over the lifetime of the device. A DC signal
is equivalent to 100% duty cycle.
For example, a signal that overshoots to 2.70 V for LVDS I/O can only be at 2.70 V for ~4% over the lifetime of the device.
(2)
The maximum current allowed through any LVDS I/O bank pin when the device is not turned on or during power-up/power-down
conditions is 10 mA.
Total current per LVDS I/O bank must not exceed 100 mA.
Voltage level must not exceed 1.89 V.
Applies to all I/O standards and settings supported by LVDS I/O banks, including single-ended and differential I/Os.
Applies only to LVDS I/O banks. 3 V I/O banks are not covered under this specification and must be implemented as per the power
sequencing requirement. For more details, refer to
AN 692: Power Sequencing Considerations for Intel Cyclone
®
10 GX, Intel Arria
10, and Intel Stratix
®
10 Devices
and
Power Management in Intel Arria 10 Devices chapter.
(3)
(4)
(5)
(6)
Send Feedback
Intel
®
Arria
®
10 Device Datasheet
5
查看更多>
求助 UART通讯的问题
大家好啊,我用的是6713的板子作为高速数据处理。DSP能够处理的过来,但是在利用两个UART进行数...
skingshere 模拟与混合信号
菜鸟求指导~VHDL交通灯程序的编译错误···
其中一个process如下,可不可以这样计数呀,就是不同的状态要延续不同的时间 process(cl...
janusuer FPGA/CPLD
电压信号和电流信号的区别?
最近在看一些有关通信协议的资料,最早的分布式系统都是使用0-10V和0-20mA的信号进行传输,但...
乱世煮酒论天下 模拟电子
#include“xx.h”不执行什么原因
开头有四个#include xx.h ,把哪个方向到第一,编译就提示哪个出错,感觉#include...
wjbland 瑞萨电子MCU
求解
本帖最后由 dontium 于 2015-1-23 13:10 编辑 介绍一下模拟电路吧 求解...
as456789 模拟与混合信号
Matter 和 Thread 可以让窗帘“懂你”
本期智能家居方案来源: HooRii (和众科技) 背景 舒适的家居环境能让人获...
mikeonline RF/无线
热门器件
热门资源推荐
器件捷径:
S0 S1 S2 S3 S4 S5 S6 S7 S8 S9 SA SB SC SD SE SF SG SH SI SJ SK SL SM SN SO SP SQ SR SS ST SU SV SW SX SY SZ T0 T1 T2 T3 T4 T5 T6 T7 T8 T9 TA TB TC TD TE TF TG TH TI TJ TK TL TM TN TO TP TQ TR TS TT TU TV TW TX TY TZ U0 U1 U2 U3 U4 U6 U7 U8 UA UB UC UD UE UF UG UH UI UJ UK UL UM UN UP UQ UR US UT UU UV UW UX UZ V0 V1 V2 V3 V4 V5 V6 V7 V8 V9 VA VB VC VD VE VF VG VH VI VJ VK VL VM VN VO VP VQ VR VS VT VU VV VW VX VY VZ W0 W1 W2 W3 W4 W5 W6 W7 W8 W9 WA WB WC WD WE WF WG WH WI WJ WK WL WM WN WO WP WR WS WT WU WV WW WY X0 X1 X2 X3 X4 X5 X7 X8 X9 XA XB XC XD XE XF XG XH XK XL XM XN XO XP XQ XR XS XT XU XV XW XX XY XZ Y0 Y1 Y2 Y4 Y5 Y6 Y9 YA YB YC YD YE YF YG YH YK YL YM YN YP YQ YR YS YT YX Z0 Z1 Z2 Z3 Z4 Z5 Z6 Z8 ZA ZB ZC ZD ZE ZF ZG ZH ZJ ZL ZM ZN ZP ZR ZS ZT ZU ZV ZW ZX ZY
需要登录后才可以下载。
登录取消