首页 > 器件类别 > 半导体 > 可编程逻辑器件

10M04SCE144C8G

Programmable Logic IC Development Tools Eval Kit MAX 10 FPGA

器件类别:半导体    可编程逻辑器件   

厂商名称:Altera (Intel)

下载文档
10M04SCE144C8G 在线购买

供应商:

器件:10M04SCE144C8G

价格:-

最低购买:-

库存:点击查看

点击购买

器件参数
参数名称
属性值
产品种类
Product Category
FPGA - Field Programmable Gate Array
制造商
Manufacturer
Altera (Intel)
RoHS
Details
产品
Product
MAX10
Number of Logic Elements
4000
Number of Logic Array Blocks - LABs
250
Number of I/Os
101 I/O
工作电源电压
Operating Supply Voltage
3.3 V
最小工作温度
Minimum Operating Temperature
0 C
最大工作温度
Maximum Operating Temperature
+ 85 C
安装风格
Mounting Style
SMD/SMT
封装 / 箱体
Package / Case
EQFP-144
系列
Packaging
Tray
Maximum Operating Frequency
450 MHz
Moisture Sensitive
Yes
工厂包装数量
Factory Pack Quantity
60
文档预览
Intel
®
MAX
®
10 FPGA Device Datasheet
Subscribe
Send Feedback
M10-DATASHEET | 2017.12.15
Latest document on the web:
PDF
|
HTML
Contents
Contents
Intel
®
MAX
®
10 FPGA Device Datasheet..................................................................................................................................... 3
Electrical Characteristics...................................................................................................................................................... 3
Operating Conditions.................................................................................................................................................. 4
Switching Characteristics....................................................................................................................................................25
Core Performance Specifications.................................................................................................................................26
Periphery Performance Specifications.......................................................................................................................... 35
Configuration Specifications................................................................................................................................................ 57
JTAG Timing Parameters........................................................................................................................................... 58
Remote System Upgrade Circuitry Timing Specifications................................................................................................ 59
User Watchdog Internal Circuitry Timing Specifications..................................................................................................59
Uncompressed Raw Binary File (.rbf) Sizes.................................................................................................................. 59
Internal Configuration Time....................................................................................................................................... 60
Internal Configuration Timing Parameter..................................................................................................................... 61
I/O Timing....................................................................................................................................................................... 61
Programmable IOE Delay................................................................................................................................................... 62
Programmable IOE Delay On Row Pins........................................................................................................................ 62
Programmable IOE Delay for Column Pins....................................................................................................................63
Glossary.......................................................................................................................................................................... 63
Document Revision History for Intel MAX 10 FPGA Device Datasheet........................................................................................ 66
Intel
®
MAX
®
10 FPGA Device Datasheet
2
M10-DATASHEET | 2017.12.15
Intel
®
MAX
®
10 FPGA Device Datasheet
This datasheet describes the electrical characteristics, switching characteristics, configuration specifications, and timing for
Intel MAX
®
10 devices.
Table 1.
Intel MAX 10 Device Grades and Speed Grades Supported
Device Grade
Commercial
–C7
–C8 (slowest)
–I6 (fastest)
–I7
–A6
–A7
Speed Grade Supported
Industrial
Automotive
Note:
The –I6 and –A6 speed grades of the Intel MAX 10 FPGA devices are not available by default in the Intel Quartus
®
Prime
software. Contact your local Intel sales representatives for support.
Related Links
Device Ordering Information, Intel MAX 10 FPGA Device Overview
Provides more information about the densities and packages of devices in the Intel MAX 10.
Electrical Characteristics
The following sections describe the operating conditions and power consumption of Intel MAX 10 devices.
Intel Corporation. All rights reserved. Intel, the Intel logo, Altera, Arria, Cyclone, Enpirion, MAX, Nios, Quartus and Stratix words and logos are trademarks of Intel
Corporation or its subsidiaries in the U.S. and/or other countries. Intel warrants performance of its FPGA and semiconductor products to current specifications in
accordance with Intel's standard warranty, but reserves the right to make changes to any products and services at any time without notice. Intel assumes no
responsibility or liability arising out of the application or use of any information, product, or service described herein except as expressly agreed to in writing by
Intel. Intel customers are advised to obtain the latest version of device specifications before relying on any published information and before placing orders for
products or services.
*Other names and brands may be claimed as the property of others.
ISO
9001:2008
Registered
Intel
®
MAX
®
10 FPGA Device Datasheet
M10-DATASHEET | 2017.12.15
Operating Conditions
Intel MAX 10 devices are rated according to a set of defined parameters. To maintain the highest possible performance and
reliability of the Intel MAX 10 devices, you must consider the operating requirements described in this section.
Absolute Maximum Ratings
This section defines the maximum operating conditions for Intel MAX 10 devices. The values are based on experiments
conducted with the devices and theoretical modeling of breakdown and damage mechanisms. The functional operation of the
device is not implied for these conditions.
Caution:
Conditions outside the range listed in the absolute maximum ratings tables may cause permanent damage to the device.
Additionally, device operation at the absolute maximum ratings for extended periods of time may have adverse effects on the
device.
Single Supply Devices Absolute Maximum Ratings
Table 2.
Absolute Maximum Ratings for Intel MAX 10 Single Supply Devices
Symbol
V
CC_ONE
V
CCIO
V
CCA
Parameter
Supply voltage for core and periphery through on-die voltage
regulator
Supply voltage for input and output buffers
Supply voltage for phase-locked loop (PLL) regulator and analog-to-
digital converter (ADC) block (analog)
Min
–0.5
–0.5
–0.5
Max
3.9
3.9
3.9
Unit
V
V
V
Dual Supply Devices Absolute Maximum Ratings
Table 3.
Absolute Maximum Ratings for Intel MAX 10 Dual Supply Devices
Symbol
V
CC
V
CCIO
V
CCA
Parameter
Supply voltage for core and periphery
Supply voltage for input and output buffers
Supply voltage for PLL regulator (analog)
Min
–0.5
–0.5
–0.5
Max
1.63
3.9
3.41
Unit
V
V
V
continued...
Intel
®
MAX
®
10 FPGA Device Datasheet
4
Intel
®
MAX
®
10 FPGA Device Datasheet
M10-DATASHEET | 2017.12.15
Symbol
V
CCD_PLL
V
CCA_ADC
V
CCINT
Parameter
Supply voltage for PLL regulator (digital)
Supply voltage for ADC analog block
Supply voltage for ADC digital block
Min
–0.5
–0.5
–0.5
Max
1.63
3.41
1.63
Unit
V
V
V
Absolute Maximum Ratings
Table 4.
Absolute Maximum Ratings for Intel MAX 10 Devices
Symbol
V
I
I
OUT
T
STG
T
J
DC input voltage
DC output current per pin
Storage temperature
Operating junction temperature
Parameter
Min
–0.5
–25
–65
–40
Max
4.12
25
150
125
Unit
V
mA
°C
°C
Maximum Allowed Overshoot During Transitions over a 11.4-Year Time Frame
During transitions, input signals may overshoot to the voltage listed in the following table and undershoot to –2.0 V for input
currents less than 100 mA and periods shorter than 20 ns.
The maximum allowed overshoot duration is specified as a percentage of high time over the lifetime of the device. A DC signal
is equivalent to 100% duty cycle.
For example, a signal that overshoots to 4.17 V can only be at 4.17 V for ~11.7% over the lifetime of the device; for a device
lifetime of 11.4 years, this amounts to 1.33 years.
Table 5.
Maximum Allowed Overshoot During Transitions over a 11.4-Year Time Frame for Intel MAX 10 Devices
Condition (V)
4.12
4.17
4.22
4.27
Overshoot Duration as % of High Time
100.0
11.7
7.1
4.3
Unit
%
%
%
%
continued...
Intel
®
MAX
®
10 FPGA Device Datasheet
5
查看更多>
热门器件
热门资源推荐
器件捷径:
00 01 02 03 04 05 06 07 08 09 0A 0C 0F 0J 0L 0M 0R 0S 0T 0Z 10 11 12 13 14 15 16 17 18 19 1A 1B 1C 1D 1E 1F 1H 1K 1M 1N 1P 1S 1T 1V 1X 1Z 20 21 22 23 24 25 26 27 28 29 2A 2B 2C 2D 2E 2F 2G 2K 2M 2N 2P 2Q 2R 2S 2T 2W 2Z 30 31 32 33 34 35 36 37 38 39 3A 3B 3C 3D 3E 3F 3G 3H 3J 3K 3L 3M 3N 3P 3R 3S 3T 3V 40 41 42 43 44 45 46 47 48 49 4A 4B 4C 4D 4M 4N 4P 4S 4T 50 51 52 53 54 55 56 57 58 59 5A 5B 5C 5E 5G 5H 5K 5M 5N 5P 5S 5T 5V 60 61 62 63 64 65 66 67 68 69 6A 6C 6E 6F 6M 6N 6P 6R 6S 6T 70 71 72 73 74 75 76 77 78 79 7A 7B 7C 7M 7N 7P 7Q 7V 7W 7X 80 81 82 83 84 85 86 87 88 89 8A 8D 8E 8L 8N 8P 8S 8T 8W 8Y 8Z 90 91 92 93 94 95 96 97 98 99 9A 9B 9C 9D 9F 9G 9H 9L 9S 9T 9W
需要登录后才可以下载。
登录取消