......................................................................................................... -0.6V to V
CC
+1.0V
Storage temperature ...............................................................................................................................-65°C to +150°C
Ambient temperature with power applied ................................................................................................-40°C to +125°C
ESD protection on all pins ..........................................................................................................................................4 kV
† NOTICE: Stresses above those listed under “Absolute Maximum Ratings” may cause permanent damage to
the device. This is a stress rating only and functional operation of the device at those or any other conditions
above those indicated in the operational listings of this specification is not implied. Exposure to maximum rating
conditions for extended periods may affect device reliability.
TABLE 1-1:
DC CHARACTERISTICS
Industrial (I):
Automotive (E)
Symbol
V
IH
V
IL
V
HYS
V
OL
I
LI
I
LO
C
IN
,
C
OUT
I
CC
Write
I
CC
Read
I
CCS
T
A
= -40°C to +85°C,
T
A
= -40°C to +125°C,
Max.
—
0.3 V
CC
—
0.4
±1
±1
10
2
1
1
Units
V
V
V
V
A
A
pF
mA
mA
A
(Note)
(Note)
V
CC
2.5V
(Note)
I
OL
= 3.0 mA, V
CC
= 4.5V
I
OL
= 2.1 mA, V
CC
= 2.5V
V
IN
= V
CC
or V
SS
V
OUT
= V
CC
or V
SS
V
CC
= 5.0V
(Note)
T
A
= 25°C, F
CLK
= 1 MHz
V
CC
= 5.5V, SCL = 400 kHz
V
CC
= 5.5V, SCL = 400 kHz
V
CC
= 5.5V, SDA = SCL = V
CC
V
CC
= 1.8V to 5.5V
V
CC
= 4.5V to 5.5V
Conditions
All Parameters apply across the
recommended operating ranges unless
otherwise noted
Parameter
SCL and SDA pins:
High-level input voltage
Low-level input voltage
Hysteresis of Schmitt Trigger
inputs
Low-level output voltage
Input leakage current
Output leakage current
Pin capacitance (all inputs/outputs)
Operating current
Standby current
Note:
Min.
0.7 V
CC
—
.05 V
CC
—
—
—
—
—
—
—
This parameter is periodically sampled and not 100% tested.
FIGURE 1-1:
BUS TIMING DATA
T
F
T
HIGH
T
R
SCL
T
SU
:
STA
T
LOW
T
HD
:
DAT
T
SU
:
DAT
T
SU
:
STO
SDA
IN
T
SP
T
HD
:
STA
T
AA
T
BUF
SDA
OUT
DS21178H-page 2
1996-2011 Microchip Technology Inc.
24AA00/24LC00/24C00
TABLE 1-2:
AC CHARACTERISTICS
Industrial (I):
Automotive (E):
Symbol
F
CLK
Min
—
—
—
4000
4000
600
4700
4700
1300
—
—
—
—
4000
4000
600
4700
4700
600
0
250
250
100
4000
4000
600
—
—
—
4700
4700
1300
20+0.1
CB
—
—
1M
T
A
= -40°C to +85°C, V
CC
= 1.8V to 5.5V
T
A
= -40°C to +125°C, V
CC
= 4.5V to 5.5V
Max
100
100
400
—
—
—
—
—
—
1000
1000
300
300
—
—
—
—
—
—
—
—
—
—
—
—
—
3500
3500
900
—
—
—
250
50
4
—
Units
kHz
Conditions
4.5V
Vcc
5.5V (E Temp range)
1.8V
Vcc 4.5V
4.5V
Vcc
5.5V
4.5V
Vcc
5.5V (E Temp range)
1.8V
Vcc 4.5V
4.5V
Vcc
5.5V
4.5V
Vcc
5.5V (E Temp range)
1.8V
Vcc 4.5V
4.5V
Vcc
5.5V
4.5V
Vcc
5.5V (E Temp range)
1.8V
Vcc 4.5V
4.5V
Vcc
5.5V
(Note 1)
4.5V
Vcc
5.5V (E Temp range)
1.8V
Vcc 4.5V
4.5V
Vcc
5.5V
4.5V
Vcc
5.5V (E Temp range)
1.8V
Vcc 4.5V
4.5V
Vcc
5.5V
(Note 2)
4.5V
Vcc
5.5V (E Temp range)
1.8V
Vcc 4.5V
4.5V
Vcc
5.5V
4.5V
Vcc
5.5V (E Temp range)
1.8V
Vcc 4.5V
4.5V
Vcc
5.5V
4.5V
Vcc
5.5V (E Temp range)
1.8V
Vcc 4.5V
4.5V
Vcc
5.5V
4.5V
Vcc
5.5V (E Temp range)
1.8V
Vcc 4.5V
4.5V
Vcc
5.5V
(Note 1),
CB
100
pF
(Notes 1, 3)
All Parameters apply across all
recommended operating ranges
unless otherwise noted
Parameter
Clock frequency
Clock high time
T
HIGH
ns
Clock low time
T
LOW
ns
SDA and SCL rise time
(Note 1)
SDA and SCL fall time
Start condition hold time
T
R
ns
T
F
T
HD
:
STA
ns
ns
Start condition setup time
T
SU
:
STA
ns
Data input hold time
Data input setup time
T
HD
:
DAT
T
SU
:
DAT
ns
ns
Stop condition setup time
T
SU
:
STO
ns
Output valid from clock
(Note 2)
T
AA
ns
Bus free time: Time the bus must T
BUF
be free before a new transmis-
sion can start
Output fall time from V
IH
minimum to V
IL
maximum
Input filter spike suppression
(SDA and SCL pins)
Write cycle time
Endurance
Note 1:
2:
3:
4:
T
OF
T
SP
T
WC
ns
ns
ns
ms
cycles
(Note 4)
Not 100% tested. C
B
= total capacitance of one bus line in pF.
As a transmitter, the device must provide an internal minimum delay time to bridge the undefined region
(minimum 300 ns) of the falling edge of SCL to avoid unintended generation of Start or Stop conditions.
The combined T
SP
and V
HYS
specifications are due to new Schmitt Trigger inputs which provide improved
noise spike suppression. This eliminates the need for a TI specification for standard operation.
This parameter is not tested but ensured by characterization. For endurance estimates in a specific
application, please consult the Total Endurance™ Model which can be obtained at www.microchip.com.
1996-2011 Microchip Technology Inc.
DS21178H-page 3
24AA00/24LC00/24C00
2.0
PIN DESCRIPTIONS
PDIP
1, 2, 3
4
5
6
7
8
SOIC
1, 2, 3
4
5
6
7
8
TSSOP
1, 2, 3
4
5
6
7
8
DFN
(1)
1, 2, 3
4
5
6
7
8
TDFN
(1)
1, 2, 3
4
5
6
7
8
SOT-23
—
2
3
1
5
4
Ground
Serial Address/Data I/O
Serial Clock
Write-Protect Input
+1.8V to 5.5V Power Supply
Description
Not Connected
Pin Function Table
Name
NC
V
SS
SDA
SCL
WP
V
CC
Note 1:
The exposed pad on the DFN/TDFN packages can be connected to V
SS
or left floating.
2.1
SDA Serial Data
This is a bidirectional pin used to transfer addresses
and data into and data out of the device. It is an open
drain terminal, therefore the SDA bus requires a pull-up
resistor to V
CC
(typical 10 k for 100 kHz, 2 k for
400 kHz).
For normal data transfer SDA is allowed to change only
during SCL low. Changes during SCL high are
reserved for indicating the Start and Stop conditions.
2.2
SCL Serial Clock
This input is used to synchronize the data transfer from
and to the device.
2.3
Noise Protection
The SCL and SDA inputs have Schmitt Trigger and
filter circuits which suppress noise spikes to assure
proper device operation even on a noisy bus.
DS21178H-page 4
1996-2011 Microchip Technology Inc.
24AA00/24LC00/24C00
3.0
FUNCTIONAL DESCRIPTION
4.0
BUS CHARACTERISTICS
The 24XX00 supports a bidirectional 2-wire bus and
data transmission protocol. A device that sends data
onto the bus is defined as a transmitter, and a device
receiving data as a receiver. The bus has to be
controlled by a master device which generates the
Serial Clock (SCL), controls the bus access, and
generates the Start and Stop conditions, while the
24XX00 works as slave. Both master and slave can
operate as transmitter or receiver, but the master
device determines which mode is activated.
The following
bus protocol
has been defined:
• Data transfer may be initiated only when the bus
is not busy.
• During data transfer, the data line must remain
stable whenever the clock line is high. Changes in
the data line while the clock line is high will be
interpreted as a Start or Stop condition.
Accordingly, the following bus conditions have been
defined (Figure 4-1).
4.1
Bus Not Busy (A)
Both data and clock lines remain high.
4.2
Start Data Transfer (B)
A high-to-low transition of the SDA line while the clock
(SCL) is high determines a Start condition. All
commands must be preceded by a Start condition.
4.3
Stop Data Transfer (C)
A low-to-high transition of the SDA line while the clock
(SCL) is high determines a Stop condition. All
operations must be ended with a Stop condition.
4.4
Data Valid (D)
The state of the data line represents valid data when,
after a Start condition, the data line is stable for the
duration of the high period of the clock signal.
The data on the line must be changed during the low
period of the clock signal. There is one bit of data per
clock pulse.
Each data transfer is initiated with a Start condition and
terminated with a Stop condition. The number of the
data bytes transferred between the Start and Stop
conditions is determined by the master device and is
9月27日消息，今天上午高通发布了两款全新骁龙S4移动处理器及参考设计，把更高端的四核处理器配置带入大众智能机，明确了高通在大众智能机领域的最新布局。 TD-LTE/TD单芯片年底出样 新推两款处理器分别为MSM8225Q和MSM8625Q，是此前大获成功的骁龙S4 Play MSM8225和MSM8625处理器软件兼容的升级版本。在主频、屏幕分辨率、高清视频和增强用户体验方面都做了...[详细]
国产芯片交流
