are trademarks of Altera Corporation and registered in the U.S. Patent and Trademark Office and in other countries. All other words and logos identified as
trademarks or service marks are the property of their respective holders as described at
www.altera.com/common/legal.html.
Altera warrants performance of its
semiconductor products to current specifications in accordance with Altera's standard warranty, but reserves the right to make changes to any products and
services at any time without notice. Altera assumes no responsibility or liability arising out of the application or use of any information, product, or service
described herein except as expressly agreed to in writing by Altera. Altera customers are advised to obtain the latest version of device specifications before relying
on any published information and before placing orders for products or services.
ISO
9001:2008
Registered
Stratix V Device Handbook
Volume 1: Overview and Datasheet
February 2012
Subscribe
1–2
Chapter 1: Stratix V Device Family Overview
Stratix V Family Variants
Stratix V E
devices offer the highest logic density within the Stratix V family with
nearly one million logic elements (LEs) in the largest device. These devices are
optimized for applications such as ASIC and system emulation, diagnostic imaging,
and instrumentation.
Common to all Stratix V family variants are a rich set of high-performance building
blocks, including a redesigned adaptive logic module (ALM), 20 Kbit (M20K)
embedded memory blocks, variable precision DSP blocks, and fractional
phase-locked loops (PLLs). All of these building blocks are interconnected by Altera’s
superior multi-track routing architecture and comprehensive fabric clocking network.
Also common to Stratix V devices is the new Embedded HardCopy Block, which is a
customizable hard IP block that leverages Altera’s unique HardCopy ASIC
capabilities. The Embedded HardCopy Block in Stratix V FPGAs is used to harden IP
instantiation of PCIe Gen3, Gen2, and Gen1.
Stratix V Device Handbook
Volume 1: Overview and Datasheet
February 2012 Altera Corporation
Chapter 1: Stratix V Device Family Overview
Stratix V Features Summary
1–3
Stratix V Features Summary
■
Technology
■
■
■
Embedded memory blocks
■
■
28-nm TSMC process technology
0.85-V core voltage
■
M20K: 20-Kbit with hard error correction code (ECC)
MLAB: 640-bit
Up to 500 MHz performance
Natively support signal processing with precision
ranging from 9x9 up to 54x54
New native 27x27 multiply mode
64-bit accumulator and cascade for systolic finite
impulse responses (FIRs)
Embedded internal coefficient memory
Pre-adder/subtractor improves efficiency
Increased number of outputs allows more independent
