3.3V MULTI-QUEUE FLOW-CONTROL DEVICES
(16 QUEUES) 36 BIT WIDE CONFIGURATION
589,824 bits
1,179,648 bits
2,359,296 bits
IDT72V51436
IDT72V51446
IDT72V51456
FEATURES:
•
•
•
•
•
•
•
•
•
•
•
Choose from among the following memory density options:
IDT72V51436
Total Available Memory = 589,824 bits
IDT72V51446
Total Available Memory = 1,179,648 bits
IDT72V51456
Total Available Memory = 2,359,296 bits
Configurable from 1 to 16 Queues
Queues may be configured at master reset from the pool of
Total Available Memory in blocks of 256 x 36
Independent Read and Write access per queue
User programmable via serial port
Default multi-queue device configurations
– IDT72V51436 : 1,024 x 36 x 16Q
– IDT72V51446 : 2,048 x 36 x 16Q
– IDT72V51456 : 4,096 x 36 x 16Q
100% Bus Utilization, Read and Write on every clock cycle
166 MHz High speed operation (6ns cycle time)
3.7ns access time
Individual, Active queue flags (OV,
FF, PAE, PAF, PR)
8 bit parallel flag status on both read and write ports
•
•
•
•
•
•
•
•
•
•
•
•
Shows
PAE
and
PAF
status of 8 Queues
Direct or polled operation of flag status bus
Global Bus Matching - (All Queues have same Input Bus Width
and Output Bus Width)
User Selectable Bus Matching Options:
– x36in to x36out
– x18in to x36out
– x9in to x36out
– x36in to x18out
– x36in to x9out
FWFT mode of operation on read port
Packet mode operation
Partial Reset, clears data in single Queue
Expansion of up to 8 multi-queue devices in parallel is available
JTAG Functionality (Boundary Scan)
Available in a 256-pin PBGA, 1mm pitch, 17mm x 17mm
HIGH Performance submicron CMOS technology
Industrial temperature range (-40°C to +85°C) is available
FUNCTIONAL BLOCK DIAGRAM
MULTI-QUEUE FLOW-CONTROL DEVICE
Q
0
FSTR
WRADD
WEN
WCLK
7
READ CONTROL
WADEN
RADEN
ESTR
8
WRITE CONTROL
Q
1
RDADD
REN
RCLK
OE
Q
2
Din
Qout
x36
DATA OUT
WRITE FLAGS
READ FLAGS
OV
PR
PAE
8
x36
DATA IN
FF
PAF
PAFn
8
Q
15
PAEn/PRn
5935 drw01
IDT and the IDT logo are registered trademarks of Integrated Device Technology, Inc
COMMERCIAL AND INDUSTRIAL TEMPERATURE RANGES
1
2003
Integrated Device Technology, Inc. All rights reserved. Product specifications subject to change without notice.
JUNE 2003
DSC-5935/9
IDT72V51436/72V51446/72V51456 3.3V, MULTI-QUEUE FLOW-CONTROL DEVICES
(16 QUEUES) 36 BIT WIDE CONFIGURATION 589,824, 1,179,648 and 2,359,296 bits
COMMERCIAL AND INDUSTRIAL
TEMPERATURE RANGES
DESCRIPTION:
The IDT72V51436/72V51446/72V51456 multi-queue flow-control de-
vices are single chip within which anywhere between 1 and 16 discrete FIFO
queues can be setup. All queues within the device have a common data input
bus, (write port) and a common data output bus, (read port). Data written into
the write port is directed to a respective queue via an internal de-multiplex
operation, addressed by the user. Data read from the read port is accessed
from a respective queue via an internal multiplex operation, addressed by the
user. Data writes and reads can be performed at high speeds up to 166MHz,
with access times of 3.7ns. Data write and read operations are totally
independent of each other, a queue maybe selected on the write port and a
different queue on the read port or both ports may select the same queue
simultaneously.
The device provides Full flag and Output Valid flag status for the queue
selected for write and read operations respectively. Also a Programmable
Almost Full and Programmable Almost Empty flag for each queue is provided.
Two 8 bit programmable flag busses are available, providing status of queues
not selected for write or read operations. When 8 or less queues are configured
in the device these flag busses provide an individual flag per queue, when
more than 8 queues are used, either a Polled or Direct mode of bus operation
provides the flag busses with all queues status.
Bus Matching is available on this device, either port can be 9 bits, 18 bits
or 36 bits wide provided that at least one port is 36 bits wide. When Bus Matching
is used the device ensures the logical transfer of data throughput in a Little
Endian manner.
A Packet mode of operation is also provided when the device is configured
for 36 bit input and 36 bit output port sizes. The Packet mode provides the user
with a flag output indicating when at least one (or more) packets of data within a
queue is available for reading. The Packet Ready provides the user with a means
by which to mark the start and end of packets of data being passed through the
queues. The multi-queue device then provides the user with an internally
generated packet ready status per queue.
The user has full flexibility configuring queues within the device, being able
to program the total number of queues between 1 and 16, the individual queue
depths being independent of each other. The programmable flag positions are
also user programmable. All programming is done via a dedicated serial port.
If the user does not wish to program the multi-queue device, a default option is
available that configures the device in a predetermined manner.
Both Master Reset and Partial Reset pins are provided on this device. A Master
Reset latches in all configuration setup pins and must be performed before
programming of the device can take place. A Partial Reset will reset the read and
write pointers of an individual queue, provided that the queue is selected on both
the write port and read port at the time of partial reset.
A JTAG test port is provided, here the multi-queue flow-control device has a
fully functional Boundary Scan feature, compliant with IEEE 1149.1 Standard
Test Access Port and Boundary Scan Architecture.
See Figure 1,
Multi-Queue Flow-Control Device Block Diagram
for an outline
of the functional blocks within the device.
2
IDT72V51436/72V51446/72V51456 3.3V, MULTI-QUEUE FLOW-CONTROL DEVICES
(16 QUEUES) 36 BIT WIDE CONFIGURATION 589,824, 1,179,648 and 2,359,296 bits
Din
x9, x18, x36
D0 - D35
WCLK
WEN
INPUT
DEMUX
2
D35 = TEOP
D34 = TSOP
COMMERCIAL AND INDUSTRIAL
TEMPERATURE RANGES
TMS
JTAG
Logic
TDI
TDO
TCK
TRST
WRADD
WADEN
7
Write Control
Logic
Write Pointers
Packet Mode
Logic
PR
8
PRn/PAEn
FSTR
PAFn
FSYNC
FXO
FXI
FF
PAF
SI
SO
SCLK
SENI
SENO
FM
IW
OW
BM
MAST
PKT
ID0
ID1
ID2
DF
DFM
PRS
MRS
8
PAF
General Flag
Monitor
Upto 16
FIFO
Queues
Active Q
Flags
0.5 Mbit
1.1 Mbit
2.3 Mbit
Dual Port
Memory
Active Q
Flags
OV
PAE
Serial
Multi-Queue
Programming
PAE
General Flag
Monitor
ESTR
ESYNC
EXI
EXO
Read Pointers
Reset
Logic
8
Read Control
Logic
RDADD
RADEN
REN
Device ID
3 Bit
PAE/ PAF
Offset
OUTPUT
REGISTER
RCLK
OUTPUT
MUX
2
Q35 = REOP
Q34 = RSOP
5935 drw02
OE
Q0 - Q35
Qout x9, x18, x36
Figure 1. Multi-Queue Flow-Control Device Block Diagram
3
IDT72V51436/72V51446/72V51456 3.3V, MULTI-QUEUE FLOW-CONTROL DEVICES
(16 QUEUES) 36 BIT WIDE CONFIGURATION 589,824, 1,179,648 and 2,359,296 bits
COMMERCIAL AND INDUSTRIAL
TEMPERATURE RANGES
PIN CONFIGURATION
A1 BALL PAD CORNER
A
D14
D13
D12
D10
D7
D4
D1
TCK
TDO
ID1
Q3
Q6
Q9
Q12
Q14
Q15
B
D15
D16
D11
D9
D6
D3
D0
TMS
TDI
ID0
Q2
Q5
Q8
Q11
Q13
Q19
C
D17
D18
D19
D8
D5
D2
TRST
GND
ID2
Q0
Q1
Q4
Q7
Q10
Q17
Q18
D
D20
D21
D22
VCC
VCC
VCC
VCC
VCC
VCC
VCC
VCC
VCC
VCC
Q16
Q21
Q20
E
D23
D24
D25
VCC
VCC
VCC
VCC
GND
GND
VCC
VCC
VCC
VCC
Q24
Q23
Q22
F
D26
D27
D28
VCC
VCC
GND
GND
GND
GND
GND
GND
VCC
VCC
Q27
Q26
Q25
G
D29
D30
D31
VCC
VCC
GND
GND
GND
GND
GND
GND
VCC
VCC
Q30
Q29
Q28
H
D32
D33
D34
VCC
GND
GND
GND
GND
GND
GND
GND
GND
VCC
Q33
Q32
Q31
J
GND
GND
D35
VCC
GND
GND
GND
GND
GND
GND
GND
GND
VCC
PKT
Q35
Q34
K
GND
GND
GND
VCC
VCC
GND
GND
GND
GND
GND
GND
VCC
VCC
GND
MAST
FM
L
SI
DFM
DF
VCC
VCC
GND
GND
GND
GND
GND
GND
VCC
VCC
BM
IW
OW
M
SENO
SENI
SO
VCC
VCC
VCC
VCC
GND
GND
VCC
VCC
VCC
VCC
OE
RDADD0 RDADD1
N
WRADD1 WRADD0
SCLK
VCC
VCC
VCC
VCC
VCC
VCC
VCC
VCC
VCC
VCC
RDADD2 RDADD3 RDADD4
P
GND
WRADD3 WRADD2
WADEN
PAF3
PAF6
PAF7
FF
OV
PAE
PAE7
PAE6
PAE3
RDADD5 RDADD6 RDADD7
R
WRADD5 WRADD4
FSYNC
FSTR
PAF2
PAF5
PAF4
PAF
PR
DNC
DNC
PAE5
PAE2
RADEN
ESTR
ESYNC
T
WRADD6
FXI
FXO
PAF0
PAF1
WEN
WCLK
PRS
MRS
RCLK
REN
PAE4
PAE1
PAE0
EXO
EXI
1
NOTE:
1. DNC - Do Not Connect.
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
5935 drw03
PBGA (BB256-1, order code: BB)
TOP VIEW
4
IDT72V51436/72V51446/72V51456 3.3V, MULTI-QUEUE FLOW-CONTROL DEVICES
(16 QUEUES) 36 BIT WIDE CONFIGURATION 589,824, 1,179,648 and 2,359,296 bits
COMMERCIAL AND INDUSTRIAL
TEMPERATURE RANGES
DETAILED DESCRIPTION
MULTI-QUEUE STRUCTURE
The IDT multi-queue flow-control device has a single data input port and
single data output port with up to 16 FIFO queues in parallel buffering between
the two ports. The user can setup between 1 and 16 Queues within the device.
These queues can be configured to utilize the total available memory, providing
the user with full flexibility and ability to configure the queues to be various depths,
independent of one another.
MEMORY ORGANIZATION/ ALLOCATION
The memory is organized into what is known as “blocks”, each block being
256 x36 bits. When the user is configuring the number of queues and individual
queue sizes the user must allocate the memory to respective queues, in units
of blocks, that is, a single queue can be made up from 0 to m blocks, where m
is the total number of blocks available within a device. Also the total size of any
given queue must be in increments of 256 x36. For the IDT72V51436,
IDT72V51446 and IDT72V51456 the Total Available Memory is 64, 128 and
256 blocks respectively (a block being 256 x36). Queues can be built from these
blocks to make any size queue desired and any number of queues desired.
BUS WIDTHS
The input port is common to all queues within the device, as is the output port.
The device provides the user with Bus Matching options such that the input port
and output port can be either x9, x18 or x36 bits wide provided that at least one
of the ports is x36 bits wide, the read and write port widths being set
independently of one another. Because the ports are common to all queues the
width of the queues is not individually set, so that the input width of all queues
are equal and the output width of all queues are equal.
WRITING TO & READING FROM THE MULTI-QUEUE
Data being written into the device via the input port is directed to a discrete
queue via the write queue select address inputs. Conversely, data being read
from the device read port is read from a queue selected via the read queue select
address inputs. Data can be simultaneously written into and read from the same
queue or different queues. Once a queue is selected for data writes or reads,
the writing and reading operation is performed in the same manner as a
conventional IDT synchronous FIFO, utilizing clocks and enables, there is a
single clock and enable per port. When a specific queue is addressed on the
write port, data placed on the data inputs is written to that queue sequentially
based on the rising edge of a write clock provided setup and hold times are met.
Conversely, data is read on to the output port after an access time from a rising
edge on a read clock.
The operation of the write port is comparable to the function of a conventional
FIFO operating in standard IDT mode. Write operations can be performed on
the write port provided that the queue currently selected is not full, a full flag output
provides status of the selected queue. The operation of the read port is
comparable to the function of a conventional FIFO operating in FWFT mode.
When a queue is selected on the output port, the next word in that queue will
automatically fall through to the output register. All subsequent words from that
queue require an enabled read cycle. Data cannot be read from a selected
queue if that queue is empty, the read port provides an Output Valid flag indicating
when data read out is valid. If the user switches to a queue that is empty, the
last word from the previous queue will remain on the output register.
As mentioned, the write port has a full flag, providing full status of the selected
queue. Along with the full flag a dedicated almost full flag is provided, this almost
full flag is similar to the almost full flag of a conventional IDT FIFO. The device
provides a user programmable almost full flag for all 16 queues and when a
5
respective queue is selected on the write port, the almost full flag provides status
for that queue. Conversely, the read port has an output valid flag, providing
status of the data being read from the queue selected on the read port. As well
as the output valid flag the device provides a dedicated almost empty flag. This
almost empty flag is similar to the almost empty flag of a conventional IDT FIFO.
The device provides a user programmable almost empty flag for all 16 queues
and when a respective queue is selected on the read port, the almost empty flag
provides status for that queue.
PROGRAMMABLE FLAG BUSSES
In addition to these dedicated flags, full & almost full on the write port and output
valid & almost empty on the read port, there are two flag status busses. An almost
full flag status bus is provided, this bus is 8 bits wide. Also, an almost empty flag
status bus is provided, again this bus is 8 bits wide. The purpose of these flag
busses is to provide the user with a means by which to monitor the data levels
within queues that may not be selected on the write or read port. As mentioned,
the device provides almost full and almost empty registers (programmable by
the user) for each of the 16 queues in the device.
In the IDT72V51436/72V51446/72V51456 multi-queue flow-control de-
vices the user has the option of utilizing anywhere between 1 and 16 queues,
therefore the 8 bit flag status busses are multiplexed between the 16 queues,
a flag bus can only provide status for 8 of the 16 queues at any moment, this
is referred to as a “Sector”, such that when the bus is providing status of queues
1 through 8, this is sector 1, when it is queues 9 through 16, this is sector 2. If
less than 16 queues are setup in the device, there are still 2 sectors, such that
in “Polled” mode of operation the flag bus will still cycle through 2 sectors. If for
example only 14 queues are setup, sector 1 will reflect status of queues 1 through
8. Sector 2 will reflect the status of queues 9 through 14 on the least significant
6 bits, the most significant 2 bits of the flag bus are don’t care.
The flag busses are available in two user selectable modes of operation,
“Polled” or “Direct”. When operating in polled mode a flag bus provides status
of each sector sequentially, that is, on each rising edge of a clock the flag bus
is updated to show the status of each sector in order. The rising edge of the write
clock will update the almost full bus and a rising edge on the read clock will update
the almost empty bus. The mode of operation is always the same for both the
almost full and almost empty flag busses. When operating in direct mode, the
sector on the flag bus is selected by the user. So the user can actually address
the sector to be placed on the flag status busses, these flag busses operate
independently of one another. Addressing of the almost full flag bus is done via
the write port and addressing of the almost empty flag bus is done via the read
port.
PACKET MODE
The multi-queue flow-control device also offers a “Packet Mode” operation.
Packet Mode is user selectable and requires the device to be configured with
both write and read ports as 36 bits wide. In packet mode, users can define
the length of packets or frame by using the two most significant bits of the 36-
bit word. Bit 34 is used to mark the Start of Packet (SOP) and bit 35 is used to
mark the End of Packet (EOP) as shown in Table 5). When writing data into
a given queue, the first word being written is marked, by the user setting bit 34
as the “Start of Packet” (SOP) and the last word written is marked as the “End
of Packet” (EOP) with all words written between the Start of Packet (SOP)
marker (bit 34) and the End of packet (EOP) packet marker (bit 35) constituting
the entire packet. A packet can be any length the user desires, up to the total
available memory in the multi-queue flow-control device. The device monitors
the SOP (bit 34) and looks for the word that contains the EOP (bit 35). The read
port is supplied with an additional status flag, “Packet Ready”. The Packet
Ready (PR) flag in conjunction with Output Valid (OV) indicates when at least
