Absolute maximum ratings are values beyond which the device
may be damaged or have its useful life impaired. Functional operation
under these conditions is not implied.
Note 2:
Either voltage limit or current limit is sufficient to protect inputs.
DC Electrical Characteristics
Symbol
V
IH
V
IL
V
CD
V
OH
V
OL
I
IH
I
BVI
I
IL
V
ID
I
OZH
I
OZL
I
OS
I
CEX
I
ZZ
I
CCH
I
CCL
I
CCZ
I
CCT
Parameter
Input HIGH Voltage
Input LOW Voltage
Input Clamp Diode Voltage
Output HIGH Voltage
Output LOW Voltage
Input HIGH Current
Input HIGH Current Breakdown Test
Input LOW Current
Input Leakage Test
4.75
2.5
2.0
0.55
1
1
7
−1
−1
µA
µA
V
µA
µA
mA
µA
µA
µA
mA
µA
mA
mA
µA
mA/
0.1
MHz
Max
Max
Max
0.0
0
−
5.5V
0
−
5.5V
Max
Max
0.0
Max
Max
Max
µA
Max
Min
2.0
0.8
−1.2
Typ
Max
Units
V
V
V
V
V
Min
Min
Min
V
CC
Conditions
Recognized HIGH Signal
Recognized LOW Signal
I
IN
= −18
mA
I
OH
= −3
mA
I
OH
= −32
mA
I
OL
=
64 mA
V
IN
=
2.7V (Note 4)
V
IN
=
V
CC
V
IN
=
7.0V
V
IN
=
0.5V (Note 4)
V
IN
=
0.0V
I
ID
=
1.9
µA
All Other Pins Grounded
Output Leakage Current
Output Leakage Current
Output Short-Circuit Current
Output High Leakage Current
Bus Drainage Test
Power Supply Current
Power Supply Current
Power Supply Current
−100
10
−10
−275
50
100
50
30
50
Outputs Enabled
Outputs 3-STATE
Outputs 3-STATE
I
CCD
Dynamic I
CC
(Note 4)
Note 3:
For 8 bits toggling, I
CCD
<
0.8 mA/MHz.
Note 4:
Guaranteed, but not tested.
V
OUT
=
2.7V; OE
n
=
2.0V
V
OUT
=
0.5V; OE
n
=
2.0V
V
OUT
=
0.0V
V
OUT
=
V
CC
V
OUT
=
5.5V; All Others GND
All Outputs HIGH
All Outputs LOW
OE
n
=
V
CC
,
All Others at V
CC
or Ground
V
I
=
V
CC
−
2.1V
Enable Input V
I
=
V
CC
−
2.1V
Data Input V
I
=
V
CC
−
2.1V
All Others at V
CC
or Ground
Outputs OPEN
OE
n
=
GND, (Note 3)
One Bit Toggling, 50% Duty Cycle
Additional I
CC
/Input
2.5
2.5
50
No Load
Max
www.fairchildsemi.com
2
74ABT244
DC Electrical Characteristics
(SOIC package)
Conditions
Symbol
Parameter
Min
Typ
Max
Units
V
CC
C
L
=
50 pF,
R
L
=
500Ω
V
OLP
V
OLV
V
OHV
V
IHD
V
ILD
Quiet Output Maximum Dynamic V
OL
Quiet Output Minimum Dynamic V
OL
Minimum HIGH Level Dynamic Output Voltage
Minimum HIGH Level Dynamic Input Voltage
Maximum LOW Level Dynamic Input Voltage
−1.3
2.7
2.0
0.5
−0.8
3.1
1.5
1.1
0.8
0.8
V
V
V
V
V
5.0
5.0
5.0
5.0
5.0
T
A
=
25°C (Note 5)
T
A
=
25°C (Note 5)
T
A
=
25°C (Note 7)
T
A
=
25°C (Note 6)
T
A
=
25°C (Note 6)
Note 5:
Max number of outputs defined as (n). n
−
1 data inputs are driven 0V to 3V. One output at LOW. Guaranteed, but not tested.
Note 6:
Max number of data inputs (n) switching. n
−
1 inputs switching 0V to 3V. Input-under-test switching: 3V to threshold (V
ILD
), 0V to threshold (V
IHD
).
Guaranteed, but not tested.
Note 7:
Max number of outputs defined as (n). n
−
1 data inputs are driven 0V to 3V. One output HIGH. Guaranteed, but not tested.
AC Electrical Characteristics
(SOIC and SSOP package)
T
A
= +25°C
Symbol
Parameter
Min
t
PLH
t
PHL
t
PZH
t
PZL
t
PHZ
t
PLZ
Propagation Delay
Data to Outputs
Output Enable
Time
Output Disable
Time
1.0
1.0
1.5
1.5
1.7
1.7
V
CC
= +5V
C
L
=
50 pF
Typ
2.5
2.3
3.5
3.6
3.5
3.3
Max
3.6
3.6
6.0
6.0
5.6
5.6
T
A
= −55°C
to
+125°C
V
CC
=
4.5V–5.5V
C
L
=
50 pF
Min
1.0
1.0
0.8
1.2
1.2
1.0
Max
5.3
5.0
6.5
7.9
7.6
7.9
T
A
= −40°C
to
+85°C
V
CC
=
4.5V–5.5V
C
L
=
50 pF
Min
1.0
1.0
1.5
1.5
1.7
1.7
Max
3.6
3.6
6.0
6.0
5.6
5.6
ns
ns
ns
Units
Extended AC Electrical Characteristics
(SOIC package)
T
A
−40°C
to
+85°C
V
CC
=
4.5V–5.5V
Symbol
Parameter
C
L
=
50 pF
8 Outputs Switching
(Note 8)
Min
f
TOGGLE
t
PLH
t
PHL
t
PZH
t
PZL
t
PHZ
t
PLZ
Output Disable Time
Max Toggle Frequency
Propagation Delay
Data to Outputs
Output Enable Time
1.5
1.5
1.5
1.5
1.0
1.0
Typ
100
5.0
5.0
6.5
6.5
5.6
5.6
1.5
1.5
2.5
2.5
(Note 11)
6.0
6.0
7.5
7.5
2.5
2.5
2.5
2.5
8.5
8.5
10.0
12.0
(Note 11)
Max
Min
T
A
= −40°C
to
+85°C
V
CC
=
4.5V–5.5V
C
L
=
250 pF
1 Output Switching
(Note 9)
Max
T
A
= −40°C
to
+85°C
V
CC
=
4.5V–5.5V
C
L
=
250 pF
8 Outputs Switching
(Note 10)
Min
Max
MHz
ns
ns
ns
Units
Note 8:
This specification is guaranteed but not tested. The limits apply to propagation delays for all paths described switching in phase
(i.e., all LOW-to-HIGH, HIGH-to-LOW, etc.).
Note 9:
This specification is guaranteed but not tested. The limits represent propagation delay with 250 pF load capacitors in place of the 50 pF load
capacitors in the standard AC load. This specification pertains to single output switching only.
Note 10:
This specification is guaranteed but not tested. The limits represent propagation delays for all paths described switching in phase
(i.e., all LOW-to-HIGH, HIGH-to-LOW, etc.) with 250 pF load capacitors in place of the 50 pF load capacitors in the standard AC load.
Note 11:
The 3-STATE delays are dominated by the RC network (500Ω, 250 pF) on the output and have been excluded from the datasheet.
3
www.fairchildsemi.com
74ABT244
Skew
T
A
= −40°C
to
+85°C
V
CC
=
4.5V–5.5V
Symbol
Parameter
C
L
=
50 pF
8 Outputs Switching
(Note 14)
Max
t
OSHL
(Note 12)
t
OSLH
(Note 12)
t
PS
(Note 16)
t
OST
(Note 12)
t
PV
(Note 13)
Pin to Pin Skew
HL Transitions
Pin to Pin Skew
LH Transitions
Duty Cycle
LH–HL Skew
Pin to Pin Skew
LH/HL Transitions
Device to Device Skew
LH/HL Transitions
0.8
0.8
1.0
1.0
1.5
T
A
= −40°C
to
+85°C
V
CC
=
4.5V–5.5V
C
L
=
250 pF
8 Outputs Switching
(Note 15)
Max
1.8
1.8
2.5
2.5
3.0
ns
ns
ns
ns
ns
Units
Note 12:
Skew is defined as the absolute value of the difference between the actual propagation delays for any two separate outputs of the same device.
The specification applies to any outputs switching HIGH-to-LOW (t
OSHL
), LOW-to-HIGH (t
OSLH
), or any combination switching LOW-to-HIGH and/or
HIGH-to-LOW (t
OST
). The specification is guaranteed but not tested.
Note 13:
Propagation delay variation for a given set of conditions (i.e., temperature and V
CC
) from device to device. This specification is guaranteed but not
tested.
Note 14:
This specification is guaranteed but not tested. The limits apply to propagation delays for all paths described switching in phase
(i.e., all LOW-to-HIGH, HIGH-to-LOW, etc.)
Note 15:
These specifications guaranteed but not tested. The limits represent propagation delays with 250 pF load capacitors in place of the 50 pF load
capacitors in the standard AC load.
Note 16:
This describes the difference between the delay of the LOW-to-HIGH and the HIGH-to-LOW transition on the same pin. It is measured across all
the outputs (drivers) on the same chip, the worst (largest delta) number is the guaranteed specification. This specification is guaranteed but not tested.
