首页 > 器件类别 >

74LCXH16374

Low Voltage 16-Bit D-Type Flip-Flop with Bushold

厂商名称:Fairchild

厂商官网:http://www.fairchildsemi.com/

下载文档
文档预览
74LCXH16374 Low Voltage 16-Bit D-Type Flip-Flop with Bushold
February 2001
Revised June 2005
74LCXH16374
Low Voltage 16-Bit D-Type Flip-Flop with Bushold
General Description
The LCXH16374 contains sixteen non-inverting D-type flip-
flops with 3-STATE outputs and is intended for bus oriented
applications. The device is byte controlled. A buffered clock
(CP) and Output Enable (OE) are common to each byte
and can be shorted together for full 16-bit operation.
The LCXH16374 is designed for low voltage (2.5V or 3.3V)
V
CC
applications.
The LCXH16374 is fabricated with an advanced CMOS
technology to achieve high speed operation while maintain-
ing CMOS low power dissipation.
The LCXH16374 data inputs include active bushold cir-
cuitry, eliminating the need for external pull-up resistors to
hold unused or floating data inputs at a valid logic level.
Features
s
5V tolerant control inputs and outputs
s
2.3V–3.6V V
CC
specifications provided
s
6.2 ns t
PD
max (V
CC
3.3V), 20
P
A I
CC
max
s
Bushold on inputs eliminating the need for external
pull-up/pull-down resistors
s
Power down high impedance outputs
s
r
24 mA output drive (V
CC
3.0V)
s
Implements patented noise/EMI reduction circuitry
s
Latch-up performance exceeds 500 mA
s
ESD performance:
Human body model
!
2000V
Machine model
!
200V
s
Also packaged in plastic Fine-Pitch Ball Grid Array
(FBGA)
Ordering Code:
Order Number
74LCXH16374G
(Note 1)(Note 3)
74LCXH16374MEA
(Note 2)
74LCXH16374MTD
(Note 2)
Package Number
BGA54A
MS48A
MTD48
Package Description
54-Ball Fine-Pitch Ball Grid Array (FBGA), JEDEC MO-205, 5.5mm Wide
48-Lead Small Shrink Outline Package (SSOP), JEDEC MO-118, 0.300" Wide
48-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 6.1mm Wide
Note 1:
Ordering code “G” indicates Trays.
Note 2:
Devices also available in Tape and Reel. Specify by appending the suffix letter “X” to the ordering code.
Logic Symbol
GTO
¥
is a trademark of Fairchild Semiconductor Corporation.
© 2005 Fairchild Semiconductor Corporation
DS500441
www.fairchildsemi.com
74LCXH16374
Connection Diagrams
Pin Assignment for SSOP and TSSOP
Pin Descriptions
Pin Names
OE
n
CP
n
I
0
–I
15
O
0
–O
15
NC
Description
Output Enable Input (Active LOW)
Clock Pulse Input
Bushold Inputs
Outputs
No Connect
FBGA Pin Assignments
1
A
B
C
D
E
F
G
H
J
O
0
O
2
O
4
O
6
O
8
O
10
O
12
O
14
O
15
2
NC
O
1
O
3
O
5
O
7
O
9
O
11
O
13
NC
3
OE
1
NC
V
CC
GND
GND
GND
V
CC
NC
OE
2
4
CP
1
NC
V
CC
GND
GND
GND
V
CC
NC
CP
2
5
NC
I
1
I
3
I
5
I
7
I
9
I
11
I
13
NC
6
I
0
I
2
I
4
I
6
I
8
I
10
I
12
I
14
I
15
Truth Tables
Inputs
Pin Assignment for FBGA
CP
1
Outputs
I
0
–I
7
H
L
X
X
O
0
–O
7
H
L
O
0
Z
Outputs
I
8
–I
15
H
L
X
X
O
8
–O
15
H
L
O
0
Z
OE
1
L
L
L
H
Inputs
CP
2


L
X


L
X
OE
2
L
L
L
H
(Top Thru View)
H
L
X
Z
O
0
HIGH Voltage Level
LOW Voltage Level
Immaterial
High Impedance
Previous O
0
before HIGH-to-LOW of CP
www.fairchildsemi.com
2
74LCXH16374
Functional Description
The LCXH16374 consists of sixteen edge-triggered
flip-flops with individual D-type inputs and 3-STATE true
outputs. The device is byte controlled with each byte func-
tioning identically, but independent of the other. The control
pins can be shorted together to obtain full 16-bit operation.
Each byte has a buffered clock and buffered Output Enable
common to all flip-flops within that byte. The description
which follows applies to each byte. Each flip-flop will store
the state of their individual D inputs that meet the setup and
hold time requirements on the LOW-to-HIGH Clock (CP
n
)
transition. With the Output Enable (OE
n
) LOW, the con-
tents of the flip-flops are available at the outputs. When
OE
n
is HIGH, the outputs go to the high impedance state.
Operation of the OE
n
input does not affect the state of the
flip-flops.
Logic Diagrams
Byte 1 (0:7)
Byte 2 (8:15)
Please note that this diagram is provided only for the understanding of logic operations and should not be used to estimate propagation delays.
3
www.fairchildsemi.com
74LCXH16374
Absolute Maximum Ratings
(Note 3)
Symbol
V
CC
V
I
V
O
I
IK
I
OK
I
O
I
CC
I
GND
T
STG
Supply Voltage
DC Input Voltage
DC Output Voltage
DC Input Diode Current
DC Output Diode Current
DC Output Source/Sink Current
DC Supply Current per Supply Pin
DC Ground Current per Ground Pin
Storage Temperature
OE
1
, CP
n
Parameter
Value
Conditions
Units
V
V
3-STATE
Output in HIGH or LOW State (Note 4)
V
I

GND
V
O

GND
V
O
!
V
CC
V
mA
mA
mA
mA
mA

0.5 to

7.0
I
0
- I
15

0.5 to V
CC

0.5

0.5V to 7.0V

0.5 to

7.0

0.5 to V
CC

0.5

50

50

50
r
50
r
100
r
100

65 to

150
q
C
Recommended Operating Conditions
(Note 5)
Symbol
V
CC
V
I
V
O
I
OH
/I
OL
Supply Voltage
Input Voltage
Output Voltage
Output Current
HIGH or LOW State
3-STATE
V
CC
V
CC
V
CC
T
A
Free-Air Operating Temperature
Input Edge Rate, V
IN
0.8V–2.0V, V
CC
3.0V
3.0V

3.6V
2.7V

3.0V
2.3V

2.7V
Parameter
Operating
Data Retention
Min
2.0
1.5
0
0
0
Max
3.6
3.6
V
CC
V
CC
5.5
Units
V
V
V
r
24
r
12
r
8

40
0
85
10
mA
q
C
ns/V
'
t/
'
V
Note 3:
The Absolute Maximum Ratings are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated
at these limits. The parametric values defined in the Electrical Characteristics tables are not guaranteed at the Absolute Maximum Ratings. The “Recom-
mended Operating Conditions” table will define the conditions for actual device operation.
Note 4:
I
O
Absolute Maximum Rating must be observed.
Note 5:
Floating or unused control inputs must be HIGH or LOW.
DC Electrical Characteristics
Symbol
V
IH
V
IL
V
OH
Parameter
HIGH Level Input Voltage
LOW Level Input Voltage
HIGH Level Output Voltage
I
OH
I
OH
I
OH
I
OH
I
OH
V
OL
LOW Level Output Voltage
I
OL
I
OL
I
OL
I
OL
I
OL
I
I
Input Leakage Current
Data
Control
V
I
Conditions
V
CC
(V)
2.3

2.7
2.7

3.6
2.3

2.7
2.7

3.6
T
A

40
q
C to

85
q
C
Max
Units
Min
1.7
2.0
V
0.7
0.8
V

100
P
A

8 mA

12 mA

18 mA

24 mA
100
P
A
8 mA
12 mA
16 mA
24 mA
V
CC
or GND
2.3

3.6
2.3
2.7
3.0
3.0
2.3

3.6
2.3
2.7
3.0
3.0
2.3

3.6
2.3

3.6
V
CC

0.2
1.8
2.2
2.4
2.2
0.2
0.6
0.4
0.4
0.55
V
V
r
5.0
r
5.0
0V
d
V
I
d
5.5
P
A
www.fairchildsemi.com
4
74LCXH16374
DC Electrical Characteristics
Symbol
I
I(HOLD)
Parameter
Bushold Input Minimum
Drive Hold Current
(Continued)
V
CC
(V)
V
IN
V
IN
V
IN
V
IN
0.7V
1.7V
0.8V
2.0V
2.3
3.0
2.7
3.6
2.3

3.6
0
2.3

3.6
2.3

3.6
2.3

3.6
T
A
Conditions

40
q
C to

85
q
C
Max
45
Units
Min

45
75
P
A

75
300
I
I(OD)
Bushold Input Over-Drive
Current to Change State
(Note 7)
(Note 8)
(Note 7)
(Note 8)

300
450
P
A

450
r
5.0
10
20
I
OZ
I
OFF
I
CC
3-STATE Output Leakage
Power-Off Leakage Current
Quiescent Supply Current
Increase in I
CC
per Input
0
d
V
O
d
5.5V
V
O
V
I
V
IH
V
CC
V
CC
or GND
V
CC

0.6V
P
A
P
A
P
A
P
A
3.6V
d
V
O
d
5.5V (Note 6)
r
20
500
'
I
CC
Note 6:
Outputs disabled or 3-STATE only.
Note 7:
An external driver must source at least the specified current to switch from LOW-to-HIGH.
Note 8:
An external driver must sink at least the specified current to switch from HIGH-to-LOW.
AC Electrical Characteristics
T
A
Symbol
Parameter
V
CC
C
L
Min
f
MAX
t
PHL
t
PLH
t
PZL
t
PZH
t
PLZ
t
PHZ
t
S
t
H
t
W
t
OSHL
t
OSLH
Setup Time
Hold Time
Pulse Width
Output to Output Skew (Note 9)
Output Disable Time
Maximum Clock Frequency
Propagation Delay
CP to O
n
Output Enable time
170
1.5
1.5
1.5
1.5
1.5
1.5
2.5
1.5
3.0
1.0
1.0
6.2
6.2
6.1
6.1
6.0
6.0
1.5
1.5
1.5
1.5
1.5
1.5
2.5
1.5
3.0
6.5
6.5
6.3
6.3
6.2
6.2
1.5
1.5
1.5
1.5
1.5
1.5
3.0
2.0
3.5
7.4
7.4
7.9
7.9
7.2
7.2
3.3V
r
0.3V
50 pF
Max

40
q
to

85
q
C, R
L
V
CC
C
L
Min
2.7V
50 pF
Max
500
:
V
CC
C
L
Min
2.5V
r
0.2V
30 pF
Max
MHz
ns
ns
ns
ns
ns
ns
ns
Units
Note 9:
Skew is defined as the absolute value of the differences between the actual propagation delay for any two separate outputs of the same device. The
specification applies to any outputs switching in the same direction, either HIGH-to-LOW (t
OSHL
) or LOW-to-HIGH (t
OSLH
). Parameter guaranteed by design.
Dynamic Switching Characteristics
Symbol
V
OLP
V
OLV
Parameter
Quiet Output Dynamic Peak V
OL
Quiet Output Dynamic Valley V
OL
C
L
C
L
C
L
C
L
50 pF, V
IH
30 pF, V
IH
50 pF, V
IH
30 pF, V
IH
Conditions
3.3V, V
IL
2.5V, V
IL
3.3V, V
IL
2.5V, V
IL
0V
0V
0V
0V
V
CC
(V)
3.3
2.5
3.3
2.5
T
A
25
q
C
0.8
0.6
Typical
Units
V
V

0.8
0.6
Capacitance
Symbol
C
IN
C
OUT
C
PD
Input Capacitance
Output Capacitance
Power Dissipation Capacitance
Parameter
V
CC
V
CC
V
CC
Open, V
I
3.3V, V
I
3.3V, V
I
Conditions
0V or V
CC
0V or V
CC
0V or V
CC
, f
10 MHz
Typical
7
8
20
Units
pF
pF
pF
5
www.fairchildsemi.com
查看更多>
参数对比
与74LCXH16374相近的元器件有:74LCXH16374G、74LCXH16374MEA、74LCXH16374_05、74LCXH16374MTD。描述及对比如下:
型号 74LCXH16374 74LCXH16374G 74LCXH16374MEA 74LCXH16374_05 74LCXH16374MTD
描述 Low Voltage 16-Bit D-Type Flip-Flop with Bushold Low Voltage 16-Bit D-Type Flip-Flop with Bushold Low Voltage 16-Bit D-Type Flip-Flop with Bushold Low Voltage 16-Bit D-Type Flip-Flop with Bushold Low Voltage 16-Bit D-Type Flip-Flop with Bushold
是否无铅 - 不含铅 不含铅 - 不含铅
是否Rohs认证 - 不符合 符合 - 符合
零件包装代码 - BGA SSOP - TSSOP
包装说明 - LFBGA, BGA54,6X9,32 SSOP, SSOP48,.4 - TSSOP, TSSOP48,.3,20
针数 - 54 48 - 48
Reach Compliance Code - compli compli - compli
系列 - LVC/LCX/Z LVC/LCX/Z - LVC/LCX/Z
JESD-30 代码 - R-PBGA-B54 R-PDSO-G48 - R-PDSO-G48
JESD-609代码 - e0 e3 - e4
长度 - 8 mm 15.875 mm - 12.5 mm
负载电容(CL) - 50 pF 50 pF - 50 pF
逻辑集成电路类型 - BUS DRIVER BUS DRIVER - BUS DRIVER
最大频率@ Nom-Su - 170000000 Hz 170000000 Hz - 170000000 Hz
最大I(ol) - 0.024 A 0.024 A - 0.024 A
湿度敏感等级 - 3 1 - 2
位数 - 8 8 - 8
功能数量 - 2 2 - 2
端口数量 - 2 2 - 2
端子数量 - 54 48 - 48
最高工作温度 - 85 °C 85 °C - 85 °C
最低工作温度 - -40 °C -40 °C - -40 °C
输出特性 - 3-STATE 3-STATE - 3-STATE
输出极性 - TRUE TRUE - TRUE
封装主体材料 - PLASTIC/EPOXY PLASTIC/EPOXY - PLASTIC/EPOXY
封装代码 - LFBGA SSOP - TSSOP
封装等效代码 - BGA54,6X9,32 SSOP48,.4 - TSSOP48,.3,20
封装形状 - RECTANGULAR RECTANGULAR - RECTANGULAR
封装形式 - GRID ARRAY, LOW PROFILE, FINE PITCH SMALL OUTLINE, SHRINK PITCH - SMALL OUTLINE, THIN PROFILE, SHRINK PITCH
包装方法 - RAIL RAIL - RAIL
峰值回流温度(摄氏度) - 260 260 - 260
电源 - 3.3 V 3.3 V - 3.3 V
Prop。Delay @ Nom-Su - 6.2 ns 6.2 ns - 6.2 ns
传播延迟(tpd) - 7.4 ns 7.4 ns - 7.4 ns
认证状态 - Not Qualified Not Qualified - Not Qualified
座面最大高度 - 1.4 mm 2.74 mm - 1.2 mm
最大供电电压 (Vsup) - 3.6 V 3.6 V - 3.6 V
最小供电电压 (Vsup) - 2 V 2 V - 2 V
标称供电电压 (Vsup) - 2.5 V 2.5 V - 2.5 V
表面贴装 - YES YES - YES
技术 - CMOS CMOS - CMOS
温度等级 - INDUSTRIAL INDUSTRIAL - INDUSTRIAL
端子面层 - Tin/Lead (Sn/Pb) Matte Tin (Sn) - Nickel/Palladium/Gold (Ni/Pd/Au)
端子形式 - BALL GULL WING - GULL WING
端子节距 - 0.8 mm 0.635 mm - 0.5 mm
端子位置 - BOTTOM DUAL - DUAL
处于峰值回流温度下的最长时间 - NOT SPECIFIED NOT SPECIFIED - 30
触发器类型 - POSITIVE EDGE POSITIVE EDGE - POSITIVE EDGE
宽度 - 5.5 mm 7.495 mm - 6.1 mm
Base Number Matches - 1 1 - 1
MSP430F5438里面的数字倍频环怎么使用?
我的板子外接晶振是4M的,我需要8M以及20M的晶振频率,看书上说可以通过数字倍频环实现倍频,54...
大嘴无敌 微控制器 MCU
51单片机比较经典的资料和例程
发表一些51单片机比较经典的资料,看完了,也就掌握了吧 51单片机比较经典的资料和例程 51单片机...
echowjk 51单片机
BBB用systemd在系统启动时自动加载dtbo失败
参考了 https://bbs.eeworld.com.cn/thread-432698-1-1.ht...
hoggwalk DSP 与 ARM 处理器
DSP内置上拉的相关问题
关于DSP中的一些引脚,内部已设置了上拉。 它的这个上拉有什么作用呢?它的上拉电流100uA,是指什...
ghmgs 嵌入式系统
DIY步进电机分组
步进电机的分组终于完成了,现将分组情况如下: wulei19880906 芝锐 上位机 ...
芝锐 微控制器 MCU
XD08M3232红外感应单片机拥有哪些配置实现高性能处理能力
关于XD08M3232单片机采用哪些配置实现高性能处理能力并没有直接搜索结果提及。如下: 一...
luqi334 玄铁RISC-V活动专区
热门器件
热门资源推荐
器件捷径:
E0 E1 E2 E3 E4 E5 E6 E7 E8 E9 EA EB EC ED EE EF EG EH EI EJ EK EL EM EN EO EP EQ ER ES ET EU EV EW EX EY EZ F0 F1 F2 F3 F4 F5 F6 F7 F8 F9 FA FB FC FD FE FF FG FH FI FJ FK FL FM FN FO FP FQ FR FS FT FU FV FW FX FY FZ G0 G1 G2 G3 G4 G5 G6 G7 G8 G9 GA GB GC GD GE GF GG GH GI GJ GK GL GM GN GO GP GQ GR GS GT GU GV GW GX GZ H0 H1 H2 H3 H4 H5 H6 H7 H8 HA HB HC HD HE HF HG HH HI HJ HK HL HM HN HO HP HQ HR HS HT HU HV HW HX HY HZ I1 I2 I3 I4 I5 I6 I7 IA IB IC ID IE IF IG IH II IK IL IM IN IO IP IQ IR IS IT IU IV IW IX J0 J1 J2 J6 J7 JA JB JC JD JE JF JG JH JJ JK JL JM JN JP JQ JR JS JT JV JW JX JZ K0 K1 K2 K3 K4 K5 K6 K7 K8 K9 KA KB KC KD KE KF KG KH KI KJ KK KL KM KN KO KP KQ KR KS KT KU KV KW KX KY KZ
需要登录后才可以下载。
登录取消