型号
  • 型号
  • 关键词
首页 > 器件类别 > 逻辑

74LVC244ABQ-Q100

LVC/LCX/Z SERIES, DUAL 4-BIT DRIVER, TRUE OUTPUT, PQCC20, 2.50 X 4.50 MM, 0.85 MM HEIGHT, PLASTIC, MO-241, SOT764-1, DHVQFN-20

器件类别：逻辑   

厂商名称：NXP(恩智浦)

厂商官网：https://www.nxp.com

器件标准：

下载文档
参数 预览 参数对比
器件参数
参数名称
属性值
是否Rohs认证
符合
厂商名称
NXP(恩智浦)
零件包装代码
QFN
包装说明
HVQCCN,
针数
20
Reach Compliance Code
unknown
系列
LVC/LCX/Z
JESD-30 代码
R-PQCC-N20
JESD-609代码
e4
长度
4.5 mm
逻辑集成电路类型
BUS DRIVER
湿度敏感等级
1
位数
4
功能数量
2
端口数量
2
端子数量
20
最高工作温度
125 °C
最低工作温度
-40 °C
输出特性
3-STATE
输出极性
TRUE
封装主体材料
PLASTIC/EPOXY
封装代码
HVQCCN
封装形状
RECTANGULAR
封装形式
CHIP CARRIER, HEAT SINK/SLUG, VERY THIN PROFILE
峰值回流温度（摄氏度）
260
传播延迟（tpd）
15.8 ns
筛选级别
AEC-Q100
座面最大高度
1 mm
最大供电电压 (Vsup)
3.6 V
最小供电电压 (Vsup)
1.65 V
标称供电电压 (Vsup)
3.3 V
表面贴装
YES
技术
CMOS
温度等级
AUTOMOTIVE
端子面层
NICKEL PALLADIUM GOLD
端子形式
NO LEAD
端子节距
0.5 mm
端子位置
QUAD
处于峰值回流温度下的最长时间
30
宽度
2.5 mm
Base Number Matches
1
文档预览
74LVC244A-Q100;
74LVCH244A-Q100
Quad buffer/line driver; 3-state
Rev. 2 — 13 August 2013
Product data sheet
1. General description
The 74LVC244A-Q100; 74LVCH244A-Q100 is an octal non-inverting buffer/line driver
with 3-state outputs. The 3-state outputs are controlled by the output enable inputs 1OE
and 2OE. A HIGH on nOE causes the outputs to assume a high-impedance OFF-state.
Schmitt-trigger action at all inputs makes the circuit highly tolerant for slower input rise
and fall times.
Inputs can be driven from either 3.3 V or 5.0 V devices. In 3-state operation, outputs can
handle 5 V. These features allow the use of these devices as translators in a mixed
3.3 V and 5 V environment.
The 74LVCH244A-Q100 bus hold on data inputs eliminates the need for external pull-up
resistors to hold unused inputs.
This product has been qualified to the Automotive Electronics Council (AEC) standard
Q100 (Grade 1) and is suitable for use in automotive applications.
2. Features and benefits
Automotive product qualification in accordance with AEC-Q100 (Grade 1)
Specified from
40 C
to +85
C
and from
40 C
to +125
C
5 V tolerant inputs/outputs for interfacing with 5 V logic
Wide supply voltage range from 1.2 V to 3.6 V
CMOS low-power consumption
Direct interface with TTL levels
Inputs accept voltages up to 5.5 V
High-impedance when V
CC
= 0 V
Bus hold on all data inputs (74LVCH244A-Q100 only)
Complies with JEDEC standard:
JESD8-7A (1.65 V to 1.95 V)
JESD8-5A (2.3 V to 2.7 V)
JESD8-C/JESD36 (2.7 V to 3.6 V)
ESD protection:
MIL-STD-883, method 3015 exceeds 2000 V
HBM JESD22-A114F exceeds 2000 V
MM JESD22-A115-A exceeds 200 V (C = 200 pF, R = 0
)
Multiple package options
NXP Semiconductors
74LVC244A-Q100; 74LVCH244A-Q100
Quad buffer/line driver; 3-state
3. Ordering information
Table 1.
Ordering information
Package
Temperature range Name
74LVC244AD-Q100
74LVCH244AD-Q100
74LVC244ADB-Q100
74LVCH244ADB-Q100
74LVC244APW-Q100
74LVCH244APW-Q100
74LVC244ABQ-Q100
74LVCH244ABQ-Q100
40 C
to +125
C
40 C
to +125
C
TSSOP20
40 C
to +125
C
SSOP20
40 C
to +125
C
SO20
Description
plastic small outline package; 20 leads;
body width 7.5 mm
plastic shrink small outline package; 20 leads;
body width 5.3 mm
plastic thin shrink small outline package; 20
leads; body width 4.4 mm
Version
SOT163-1
SOT339-1
SOT360-1
SOT764-1
Type number
DHVQFN20 plastic dual in-line compatible thermal enhanced
very thin quad flat package; no leads;
20 terminals; body 2.5
4.5
0.85 mm
4. Functional diagram
2
18
17
3
1A0
1Y0
2A0
2Y0
1A1
4
16
1Y1
2A1
15
5
2Y1
1A2
6
14
1Y2
2A2
13
7
2Y2
1A3
1OE
8
1
12
1Y3
2A3
2OE
11
19
9
2Y3
mna874
Fig 1.
Logic symbol
74LVC_LVCH244A_Q100
All information provided in this document is subject to legal disclaimers.
© NXP B.V. 2013. All rights reserved.
Product data sheet
Rev. 2 — 13 August 2013
2 of 18
NXP Semiconductors
74LVC244A-Q100; 74LVCH244A-Q100
Quad buffer/line driver; 3-state
2
1A0
1Y0
18
4
1A1
1Y1
16
6
1A2
1Y2
14
1
EN
18
16
14
12
8
1
1A3
1OE
1Y3
12
2
4
6
8
17
2A0
2Y0
3
15
19
EN
13
11
13
15
17
mna873
2A1
2Y1
5
2A2
2Y2
7
9
7
5
3
19
11
2A3
2OE
2Y3
9
mna875
Fig 2.
IEC logic diagram
Fig 3.
Functional diagram
74LVC_LVCH244A_Q100
All information provided in this document is subject to legal disclaimers.
© NXP B.V. 2013. All rights reserved.
Product data sheet
Rev. 2 — 13 August 2013
3 of 18
NXP Semiconductors
74LVC244A-Q100; 74LVCH244A-Q100
Quad buffer/line driver; 3-state
5. Pinning information
5.1 Pinning
(1) This is not a supply pin. The substrate is attached to this
pad using conductive die attach material. There is no
electrical or mechanical requirement to solder this pad.
However, if it is soldered, the solder land should remain
floating or be connected to GND.
Fig 4.
Pin configuration for SO20 and (T)SSOP20
Fig 5.
Pin configuration for DHVQFN20
5.2 Pin description
Table 2.
Symbol
1OE, 2OE
1A0, 1A1, 1A2, 1A3
2Y0, 2Y1, 2Y2, 2Y3
GND
2A0, 2A1, 2A2, 2A3
1Y0, 1Y1, 1Y2, 1Y3,
V
CC
Pin description
Pin
1, 19
2, 4, 6, 8
3, 5, 7, 9
10
Description
output enable input (active low)
data input
data output
ground (0 V)
17, 15, 13, 11 data input
18, 16, 14, 12 data output
20
supply voltage
74LVC_LVCH244A_Q100
All information provided in this document is subject to legal disclaimers.
© NXP B.V. 2013. All rights reserved.
Product data sheet
Rev. 2 — 13 August 2013
4 of 18
NXP Semiconductors
74LVC244A-Q100; 74LVCH244A-Q100
Quad buffer/line driver; 3-state
6. Functional description
Table 3.
Control
nOE
L
L
H
[1]
Function table
[1]
Input
nAn
L
H
X
Output
nYn
L
H
Z
H = HIGH voltage level; L = LOW voltage level; X = don’t care; Z = high-impedance OFF-state.
7. Limiting values
Table 4.
Limiting values
In accordance with the Absolute Maximum Rating System (IEC 60134). Voltages are referenced to GND (ground = 0 V).
Symbol
V
CC
I
IK
V
I
I
OK
V
O
I
O
I
CC
I
GND
T
stg
P
tot
[1]
[2]
[3]
Parameter
supply voltage
input clamping current
input voltage
output clamping current
output voltage
output current
supply current
ground current
storage temperature
total power dissipation
Conditions
V
I
< 0 V
[1]
Min
0.5
50
0.5
-
[2]
[2]
Max
+6.5
-
+6.5
50
V
CC
+ 0.5
+6.5
50
100
-
+150
500
Unit
V
mA
V
mA
V
V
mA
mA
mA
C
mW
V
O
> V
CC
or V
O
< 0 V
output HIGH or LOW
output 3-state
V
O
= 0 V to V
CC
0.5
0.5
-
-
100
65
T
amb
=
40 C
to +125
C
[3]
-
The minimum input voltage ratings may be exceeded if the input current ratings are observed.
The output voltage ratings may be exceeded if the output current ratings are observed.
For SO20 packages: above 70
C
derate linearly with 8 mW/K.
For (T)SSOP20 packages: above 60
C
derate linearly with 5.5 mW/K.
For DHVQFN20 packages: above 60
C
derate linearly with 4.5 mW/K.
74LVC_LVCH244A_Q100
All information provided in this document is subject to legal disclaimers.
© NXP B.V. 2013. All rights reserved.
Product data sheet
Rev. 2 — 13 August 2013
5 of 18
查看更多>
参数对比
与74LVC244ABQ-Q100相近的元器件有：74LVCH244ABQ-Q100、74LVC244APW-Q100、74LVCH244ADB-Q100、74LVCH244APW-Q100、74LVC244ADB-Q100、74LVCH244AD-Q100。描述及对比如下：
型号 74LVC244ABQ-Q100 74LVCH244ABQ-Q100 74LVC244APW-Q100 74LVCH244ADB-Q100 74LVCH244APW-Q100 74LVC244ADB-Q100 74LVCH244AD-Q100
描述 LVC/LCX/Z SERIES, DUAL 4-BIT DRIVER, TRUE OUTPUT, PQCC20, 2.50 X 4.50 MM, 0.85 MM HEIGHT, PLASTIC, MO-241, SOT764-1, DHVQFN-20 LVC/LCX/Z SERIES, DUAL 4-BIT DRIVER, TRUE OUTPUT, PQCC20, 2.50 X 4.50 MM, 0.85 MM HEIGHT, PLASTIC, MO-241, SOT764-1, DHVQFN-20 LVC/LCX/Z SERIES, DUAL 4-BIT DRIVER, TRUE OUTPUT, PDSO20, 4.40 MM, PLASTIC, MO-153, SOT360-1, TSSOP-20 IC DRIVER, Bus Driver/Transceiver IC DRIVER, Bus Driver/Transceiver IC DRIVER, Bus Driver/Transceiver LVC/LCX/Z SERIES, DUAL 4-BIT DRIVER, TRUE OUTPUT, PDSO20, 7.50 MM, PLASTIC, MO-013, SOT163-1, SOP-20
厂商名称 NXP(恩智浦) NXP(恩智浦) NXP(恩智浦) NXP(恩智浦) NXP(恩智浦) NXP(恩智浦) NXP(恩智浦)
零件包装代码 QFN QFN TSSOP SSOP TSSOP SSOP TSSOP
包装说明 HVQCCN, HVQCCN, LCC20,.1X.18,20 4.40 MM, PLASTIC, MO-153, SOT360-1, TSSOP-20 5.30 MM, PLASTIC, MO-150, SOT339-1, SSOP-20 TSSOP, TSSOP20,.25 SSOP, SOP, SOP20,.4
针数 20 20 20 20 20 20 20
Reach Compliance Code unknown compliant unknown compliant compliant unknown compli
系列 LVC/LCX/Z LVC/LCX/Z LVC/LCX/Z LVC/LCX/Z LVC/LCX/Z LVC/LCX/Z LVC/LCX/Z
JESD-30 代码 R-PQCC-N20 R-PQCC-N20 R-PDSO-G20 R-PDSO-G20 R-PDSO-G20 R-PDSO-G20 R-PDSO-G20
长度 4.5 mm 4.5 mm 6.5 mm 7.5 mm 6.5 mm 7.5 mm 12.8 mm
逻辑集成电路类型 BUS DRIVER BUS DRIVER BUS DRIVER BUS DRIVER BUS DRIVER BUS DRIVER BUS DRIVER
位数 4 4 4 4 4 4 4
功能数量 2 2 2 2 2 2 2
端口数量 2 2 2 2 2 2 2
端子数量 20 20 20 20 20 20 20
最高工作温度 125 °C 125 °C 125 °C 125 °C 125 °C 125 °C 125 °C
最低工作温度 -40 °C -40 °C -40 °C -40 °C -40 °C -40 °C -40 °C
输出特性 3-STATE 3-STATE 3-STATE 3-STATE 3-STATE 3-STATE 3-STATE
输出极性 TRUE TRUE TRUE TRUE TRUE TRUE TRUE
封装主体材料 PLASTIC/EPOXY PLASTIC/EPOXY PLASTIC/EPOXY PLASTIC/EPOXY PLASTIC/EPOXY PLASTIC/EPOXY PLASTIC/EPOXY
封装代码 HVQCCN HVQCCN TSSOP SSOP TSSOP SSOP SOP
封装形状 RECTANGULAR RECTANGULAR RECTANGULAR RECTANGULAR RECTANGULAR RECTANGULAR RECTANGULAR
封装形式 CHIP CARRIER, HEAT SINK/SLUG, VERY THIN PROFILE CHIP CARRIER, HEAT SINK/SLUG, VERY THIN PROFILE SMALL OUTLINE, THIN PROFILE, SHRINK PITCH SMALL OUTLINE, SHRINK PITCH SMALL OUTLINE, THIN PROFILE, SHRINK PITCH SMALL OUTLINE, SHRINK PITCH SMALL OUTLINE
传播延迟（tpd） 15.8 ns 15.8 ns 15.8 ns 15.8 ns 15.8 ns 15.8 ns 15.8 ns
筛选级别 AEC-Q100 AEC-Q100 AEC-Q100 AEC-Q100 AEC-Q100 AEC-Q100 AEC-Q100
座面最大高度 1 mm 1 mm 1.1 mm 2 mm 1.1 mm 2 mm 2.65 mm
最大供电电压 (Vsup) 3.6 V 3.6 V 3.6 V 3.6 V 3.6 V 3.6 V 3.6 V
最小供电电压 (Vsup) 1.65 V 1.65 V 1.2 V 1.65 V 1.65 V 1.65 V 1.65 V
标称供电电压 (Vsup) 3.3 V 3.3 V 1.8 V 3.3 V 3.3 V 3.3 V 3.3 V
表面贴装 YES YES YES YES YES YES YES
技术 CMOS CMOS CMOS CMOS CMOS CMOS CMOS
温度等级 AUTOMOTIVE AUTOMOTIVE AUTOMOTIVE AUTOMOTIVE AUTOMOTIVE AUTOMOTIVE AUTOMOTIVE
端子形式 NO LEAD NO LEAD GULL WING GULL WING GULL WING GULL WING GULL WING
端子节距 0.5 mm 0.5 mm 0.65 mm 0.65 mm 0.65 mm 0.65 mm 1.27 mm
端子位置 QUAD QUAD DUAL DUAL DUAL DUAL DUAL
宽度 2.5 mm 2.5 mm 4.4 mm 5.3 mm 4.4 mm 5.3 mm 7.5 mm
是否Rohs认证 符合 符合 符合 符合 符合 - 符合
湿度敏感等级 1 - 1 1 1 - -
Base Number Matches 1 1 1 1 1 1 -
请问，为什么同一个程序，烧录到AT89S52和 STC89C58RD+后 程序运行的效果不一样
请问，为什么同一个程序，烧录到AT89S52和 STC89C58RD+后 程序运行的效果不一样 ...
一沙一世 51单片机
【物联网开发笔记】机智云设备移植RT-Thread
开发环境： Keil版本：V5.30 ...
毛球大大 RF/无线
msp430外部晶振要接两个吗？还是接一个就可以运行了
msp430外部晶振要接两个吗？还是接一个就可以运行了 msp430外部晶振要接两个吗？还是接一个...
Mrasty 微控制器 MCU
STM32 控制 DS12CR887
有没有大神用STM32 写过 DS12CR887 STM32 控制 DS12CR887 我写过别的单...
Jayde 电子竞赛
TI直播：精讲“双向CLLLC谐振、双有源电桥（DAB）参考设计” ，观看赢好礼（共64份）
版主，预约链接好像不太给力啊。。 ...
EEWORLD社区 TI技术论坛
FPGA 设计中的一些问题?
FPGA 设计中的一些问题? 1 数字电路设计中的几个基本概念： 1.1 建立时间和保持时间： 建立...
1ying FPGA/CPLD
热门器件
热门资源推荐
GPS测量数据处理源码 3d_spiht 基于DRM 技术的IPTV版权保护模型研究 香港的Kwok在JMLR上发表的CVM论文的可执行文件 西门子PLC例程_【0008】水处理程序 国家标准 电力线载波系统设计导则 The Pragmatic Programmer Your Journey to Mastery, 20th Anniversary Edition 挠性零件之弹簧的装配 simulink 动态仿真实例m文件 JPEG(JPG) ,BMP图片解码相关资料
【转帖】元器件科普之电感 新手指导：Linux系统中硬链接与软链接的区别 液晶屏显示有鬼影是什么原因，应该怎么样解决？ 音乐革命：揭秘树莓派如何重塑 Korg 合成器的未来 今天上午10:00 有奖直播：【 ADI与您相约 TOF (Time Of Flight) 技术介绍及产品应用】 贴一层薄膜 玻璃瞬间变"液晶电视" 能充电的干电池？ EEWORLD大学堂----夏普做了款超萌的机器人，能打电话能投影 高压直流电源设计教程 EEWORLD大学堂----直播回放: 瑞萨新一代视觉 AI MPU 处理器 RZ/V2H： 高算力、低功耗、实时控制
简洁的过零调功器电路设计与分析 单稳态控制电路设计与分析 光控电路设计与分析 永不缺相启动运行的电动机控制电路 IGBT模块通过控制门极阻断过电流 MT3608构成3.7V转12V的升压电路图 运算放大器IC741的基本工作原理及在电路中的实现方式 比较常见的功率整流器和滤波电路 一个简单的红外耳机电路 基于TDA1554的立体声放大器电路
器件捷径:
00 01 02 03 04 05 06 07 08 09 0A 0C 0F 0J 0L 0M 0R 0S 0T 0Z 10 11 12 13 14 15 16 17 18 19 1A 1B 1C 1D 1E 1F 1H 1K 1M 1N 1P 1S 1T 1V 1X 1Z 20 21 22 23 24 25 26 27 28 29 2A 2B 2C 2D 2E 2F 2G 2K 2M 2N 2P 2Q 2R 2S 2T 2W 2Z 30 31 32 33 34 35 36 37 38 39 3A 3B 3C 3D 3E 3F 3G 3H 3J 3K 3L 3M 3N 3P 3R 3S 3T 3V 40 41 42 43 44 45 46 47 48 49 4A 4B 4C 4D 4M 4N 4P 4S 4T 50 51 52 53 54 55 56 57 58 59 5A 5B 5C 5E 5G 5H 5K 5M 5N 5P 5S 5T 5V 60 61 62 63 64 65 66 67 68 69 6A 6C 6E 6F 6M 6N 6P 6R 6S 6T 70 71 72 73 74 75 76 77 78 79 7A 7B 7C 7M 7N 7P 7Q 7V 7W 7X 80 81 82 83 84 85 86 87 88 89 8A 8D 8E 8L 8N 8P 8S 8T 8W 8Y 8Z 90 91 92 93 94 95 96 97 98 99 9A 9B 9C 9D 9F 9G 9H 9L 9S 9T 9W
需要登录后才可以下载。
登录取消