Important notice
Dear Customer,
On 7 February 2017 the former NXP Standard Product business became a new company with the
tradename
Nexperia.
Nexperia is an industry leading supplier of Discrete, Logic and PowerMOS
semiconductors with its focus on the automotive, industrial, computing, consumer and wearable
application markets
In data sheets and application notes which still contain NXP or Philips Semiconductors references, use
the references to Nexperia, as shown below.
Instead of http://www.nxp.com, http://www.philips.com/ or http://www.semiconductors.philips.com/,
use
http://www.nexperia.com
Instead of sales.addresses@www.nxp.com or sales.addresses@www.semiconductors.philips.com, use
salesaddresses@nexperia.com
(email)
Replace the copyright notice at the bottom of each page or elsewhere in the document, depending on
the version, as shown below:
- © NXP N.V. (year). All rights reserved or © Koninklijke Philips Electronics N.V. (year). All rights
reserved
Should be replaced with:
-
© Nexperia B.V. (year). All rights reserved.
If you have any questions related to the data sheet, please contact our nearest sales office via e-mail
or telephone (details via
salesaddresses@nexperia.com).
Thank you for your cooperation and
understanding,
Kind regards,
Team Nexperia
INTEGRATED CIRCUITS
74LVT02
3.3V Quad 2-input NOR gate
Product specification
IC24 Data Handbook
1996 Aug 15
Philips
Semiconductors
Philips Semiconductors
Pr
oduct
specification
3.3V Quad 2-input NOR gate
74LVT02
QUICK REFERENCE DATA
SYMBOL
PARAMETER
Propagation delay
An or Bn
to Yn
Input capacitance
Total supply current
CONDITIONS
T
amb
= 25°C;
GND = 0V
C
L
= 50pF;
V
CC
= 3.3V
V
I
= 0V or 3.0V
Outputs Low; V
CC
= 3.6V
TYPICAL
UNIT
t
PLH
t
PHL
C
IN
I
CCL
2.8
2.6
3
1
ns
pF
mA
ORDERING INFORMATION
PACKAGES
14-Pin Plastic SO
14-Pin Plastic SSOP
14-Pin Plastic TSSOP
TEMPERATURE RANGE
–40°C to +85°C
–40°C to +85°C
–40°C to +85°C
OUTSIDE NORTH AMERICA
74LVT02 D
74LVT02 DB
74LVT02 PW
NORTH AMERICA
74LVT02 D
74LVT02 DB
74LVT02PW DH
DWG NUMBER
SOT108-1
SOT337-1
SOT402-1
LOGIC SYMBOL
A0
B0
A1
B1
A2
B2
V
CC
= Pin 14
GND = Pin 7
A3
B3
2
3
5
6
8
9
11
12
13
1
Y0
PIN CONFIGURATION
Y0
A0
4
Y1
B0
Y1
Y2
A1
Y3
B1
GND
5
6
7
10
9
8
Y2
B2
A2
1
2
3
4
14
13
12
11
V
CC
Y3
B3
A3
10
SA00335
SA00337
LOGIC SYMBOL (IEEE/IEC)
PIN DESCRIPTION
2
3
1
1
PIN
NUMBER
2, 3, 5, 6, 8,
9, 11, 12
SYMBOL
An-Bn
Yn
GND
V
CC
NAME AND FUNCTION
Data inputs
Data outputs
Ground (0V)
Positive supply voltage
5
4
6
1, 4, 10, 13
7
10
8
9
14
11
13
12
SF00010
1996 Aug 15
2
853-1859 17184
Philips Semiconductors
Pr
oduct
specification
3.3V Quad 2-input NOR gate
74LVT02
LOGIC DIAGRAM
2
3
5
6
8
9
11
12
FUNCTION TABLE
INPUTS
Dna
L
Dnb
L
H
L
OUTPUT
Qn
H
L
L
L
A0 B0 A1 A2 B1 B2 A3 B3
L
H
Y0 Y1 Y2 Y3
V
CC
= Pin 14
GND = Pin 7
1
4
10 13
H
H
NOTES:
H = High voltage level
L = Low voltage level
SA00362
ABSOLUTE MAXIMUM RATINGS
1, 2
SYMBOL
V
CC
I
IK
V
I
I
OK
V
OUT
I
O
OUT
T
stg
PARAMETER
DC supply voltage
DC input diode current
DC input voltage
3
DC output diode current
DC output voltage
3
DC output current
Output in Low state
Storage temperature range
64
–65 to 150
°C
V
O
< 0
Output in Off or High state
Output in High state
V
I
< 0
CONDITIONS
RATING
–0.5 to +4.6
–50
–0.5 to +7.0
–50
–0.5 to +7.0
–32
mA
UNIT
V
mA
V
mA
V
NOTES:
1. Stresses beyond those listed may cause permanent damage to the device. These are stress ratings only and functional operation of the
device at these or any other conditions beyond those indicated under “recommended operating conditions” is not implied. Exposure to
absolute-maximum-rated conditions for extended periods may affect device reliability.
2. The performance capability of a high-performance integrated circuit in conjunction with its thermal environment can create junction
temperatures which are detrimental to reliability. The maximum junction temperature of this integrated circuit should not exceed 150°C.
3. The input and output negative voltage ratings may be exceeded if the input and output clamp current ratings are observed.
RECOMMENDED OPERATING CONDITIONS
LIMITS
SYMBOL
V
CC
V
I
V
IH
V
IL
I
OH
I
OL
∆t/∆v
T
amb
DC supply voltage
Input voltage
High-level input voltage
Low-level Input voltage
High-level output current
Low-level output current
Input transition rise or fall rate; Outputs enabled
Operating free-air temperature range
–40
PARAMETER
MIN
2.7
0
2.0
0.8
–20
32
10
+85
MAX
3.6
5.5
V
V
V
V
mA
mA
ns/V
°C
UNIT
1996 Aug 15
3
Philips Semiconductors
Pr
oduct
specification
3.3V Quad 2-input NOR gate
74LVT02
DC ELECTRICAL CHARACTERISTICS
Over recommended operating conditions
Voltages are referenced to GND (ground = 0V)
LIMITS
SYMBOL
PARAMETER
TEST CONDITIONS
Temp = -40°C to +85°C
MIN
V
IK
Input clamp voltage
V
CC
= 2.7V; I
IK
= –18mA
V
CC
= 2.7 to 3.6V; I
OH
= –100µA
V
OH
High-level output voltage
V
CC
= 2.7V; I
OH
= –6mA
V
CC
= 3.0V; I
OH
= –20mA
V
CC
= 2.7V; I
OL
= 100µA
V
OL
Low-level output voltage
V
CC
= 2.7V; I
OL
= 24mA
V
CC
= 3.0V; I
OL
= 32mA
I
I
I
OFF
I
CCH
Quiescent supply current
I
CCL
∆I
CC
C
I
Additional supply current per input pin
2
Input capacitance
Input leakage current
Output off current
V
CC
= 0 or 3.6V; V
I
= 5.5V
V
CC
= 3.6V; V
I
= V
CC
or GND
V
CC
= 0V; V
I
or V
O
= 0 to 4.5V
V
CC
= 3.6V; Outputs High, V
I
= GND or
V
CC,
I
O =
0
V
CC
= 3.6V; Outputs Low, V
I
= GND or V
CC,
I
O =
0
V
CC
= 3V to 3.6V; One input at V
CC
–0.6V,
Other inputs at V
CC
or GND
V
I
= 3V or 0
3
1
V
CC
–0.2
2.4
2.0
0.2
0.5
0.5
10
±1
±100
0.02
mA
2
0.2
µA
pF
µA
A
µA
V
V
TYP
1
MAX
–1.2
V
UNIT
NOTES:
1. All typical values are at V
CC
= 3.3V and T
amb
= 25°C.
2. This is the increase in supply current for each input at the specificed voltage level other than V
CC
or GND.
AC CHARACTERISTICS
GND = 0V; t
R
= t
F
= 2.5ns; C
L
= 50pF, R
L
= 500Ω; T
amb
= –40°C to +85°C.
LIMITS
SYMBOL
PARAMETER
WAVEFORM
MIN
t
PLH
t
PHL
Propagation delay
An or Bn to Yn
1
1.0
1.0
V
CC
= 3.3V
±
0.3V
TYP
1
2.8
2.6
MAX
4.4
3.6
V
CC
= 2.7V
MAX
5.2
3.4
ns
UNIT
NOTE:
1. All typical values are at V
CC
= 3.3V and T
amb
= 25°C.
AC WAVEFORMS
V
M
= 1.5V, V
IN
= GND to 2.7V
A
n
, B
n
V
M
t
PHL
V
M
t
PLH
Yn
V
M
V
M
SF01395
Waveform 1. Propagation delay for inverting outputs
1996 Aug 15
4
