74VHCT373A
OCTAL D-TYPE LATCH
WITH 3 STATE OUTPUTS NON INVERTING
s
s
s
s
s
s
s
s
s
s
HIGH SPEED: t
PD
= 6.4 ns (TYP.) at V
CC
= 5V
LOW POWER DISSIPATION:
I
CC
= 4
µA
(MAX.) at T
A
=25°C
COMPATIBLE WITH TTL OUTPUTS:
V
IH
= 2V (MIN.), V
IL
= 0.8V (MAX)
POWER DOWN PROTECTION ON INPUTS
& OUTPUTS
SYMMETRICAL OUTPUT IMPEDANCE:
|I
OH
| = I
OL
= 8 mA (MIN)
BALANCED PROPAGATION DELAYS:
t
PLH
≅
t
PHL
OPERATING VOLTAGE RANGE:
V
CC
(OPR) = 4.5V to 5.5V
PIN AND FUNCTION COMPATIBLE WITH
74 SERIES 373
IMPROVED LATCH-UP IMMUNITY
LOW NOISE: V
OLP
= 0.9V (MAX.)
SOP
TSSOP
Table 1: Order Codes
PACKAGE
SOP
TSSOP
DESCRIPTION
The 74VHCT373A is an advanced high-speed
CMOS OCTAL D-TYPE LATCH with 3 STATE
OUTPUTS NON INVERTING fabricated with
sub-micron silicon gate and double-layer metal
wiring C
2
MOS technology.
These 8 bit D-Type latch are controlled by a latch
enable input (LE) and an output enable input (OE).
While the LE inputs is held at a high level, the Q
outputs will follow the data input precisely. When
the LE is taken low, the Q outputs will be latched
Figure 1: Pin Connection And IEC Logic Symbols
te
le
so
b
O
ro
P
uc
d
s)
t(
precisely at the logic level of D input data. While
the (OE) input is low, the 8 outputs will be in a
normal logic state (high or low logic level) and
while high level the outputs will be in a high
impedance state.
Power down protection is provided on all inputs
and outputs and 0 to 7V can be accepted on
inputs with no regard to the supply voltage. This
device can be used to interface 5V to 3V since all
inputs are equipped with TTL threshold.
All inputs and outputs are equipped with
protection circuits against static discharge, giving
them 2KV ESD immunity and transient excess
voltage.
O
-
so
b
t
le
r
P
e
du
o
T&R
s)
t(
c
74VHCT373AMTR
74VHCT373ATTR
December 2004
Rev. 4
1/13
74VHCT373A
Figure 2: Input Equivalent Circuit
Table 2: Pin Description
PIN N°
1
2, 5, 6, 9, 12,
15, 16, 19
3, 4, 7, 8, 13,
14, 17, 18
11
10
20
SYMBOL
OE
Q0 to Q7
D0 to D7
LE
GND
V
CC
NAME AND FUNCTION
3 State Output Enable
Input (Active LOW)
3-State Outputs
Data Inputs
Latch Enable Input
Ground (0V)
Positive Supply Voltage
Table 3: Truth Table
INPUTS
OE
H
L
L
L
LE
X
L
H
H
D
X
X
L
H
OUTPUT
X : Don’t Care
Z : High Impedance
* : Q Outputs are latched at the time when the LE input is taken low logic level.
Figure 3: Logic Diagram
te
le
so
b
O
ro
P
uc
d
s)
t(
O
-
so
b
t
le
r
P
e
Z
NO CHANGE*
L
H
du
o
Q
s)
t(
c
This logic diagram has not be used to estimate propagation delays
2/13
74VHCT373A
Table 4: Absolute Maximum Ratings
Symbol
V
CC
V
I
V
O
V
O
I
IK
I
OK
I
O
Supply Voltage
DC Input Voltage
DC Output Voltage (see note 1)
DC Output Voltage (see note 2)
DC Input Diode Current
DC Output Diode Current
DC Output Current
Parameter
Value
-0.5 to +7.0
-0.5 to +7.0
-0.5 to +7.0
-0.5 to V
CC
+ 0.5
- 20
±
20
±
25
±
50
-65 to +150
300
Unit
V
V
V
V
mA
mA
mA
I
CC
or I
GND
DC V
CC
or Ground Current
Storage Temperature
T
stg
T
L
Lead Temperature (10 sec)
Absolute Maximum Ratings are those values beyond which damage to the device may occur. Functional operation under these conditions is
not implied
1) Output in OFF State
2) High or Low State
Table 5: Recommended Operating Conditions
Symbol
V
CC
V
I
V
O
V
O
T
op
dt/dv
Supply Voltage
Input Voltage
Output Voltage (see note 1)
Output Voltage (see note 2)
Operating Temperature
Parameter
Input Rise and Fall Time (see note 3) (V
CC
= 5.0
±
0.5V)
1) Output in OFF State
2) High or Low State
3) V
IN
from 0.8V to 2V
te
le
so
b
O
ro
P
uc
d
)-
(s
t
b
O
so
t
le
r
P
e
Value
4.5 to 5.5
0 to 5.5
0 to 5.5
0 to V
CC
-55 to 125
0 to 20
du
o
s)
t(
c
mA
°C
°C
Unit
V
V
V
V
°C
ns/V
3/13
74VHCT373A
Table 6: DC Specifications
Test Condition
Symbol
Parameter
V
CC
(V)
4.5 to
5.5
4.5 to
5.5
4.5
4.5
4.5
4.5
4.5 to
5.5
0 to
5.5
5.5
5.5
0
I
O
=-50
µA
I
O
=-8 mA
I
O
=50
µA
I
O
=8 mA
V
I
= V
IH
or V
IL
V
O
= 0V to 5.5
V
I
= 5.5V or GND
V
I
= V
CC
or GND
One Input at 3.4V,
other input at V
CC
or GND
V
OUT
= 5.5V
T
A
= 25°C
Min.
2
0.8
4.4
3.94
0.0
0.1
0.36
±0.25
±
0.1
4
4.5
4.4
3.8
0.1
0.44
±
2.5
Typ.
Max.
Value
-40 to 85°C
Min.
2
0.8
4.4
3.7
0.1
0.55
Max.
-55 to 125°C
Min.
2
0.8
Max.
V
V
V
Unit
V
IH
V
IL
V
OH
V
OL
I
OZ
High Level Input
Voltage
Low Level Input
Voltage
High Level Output
Voltage
Low Level Output
Voltage
High Impedance
Output Leakage
Current
Input Leakage
Current
Quiescent Supply
Current
Additional Worst
Case Supply
Current
Output Leakage
Current
I
I
I
CC
+I
CC
I
OPD
Table 7: AC Electrical Characteristics
(Input t
r
= t
f
= 3ns)
Test Condition
Symbol
Parameter
t
PLH
t
PHL
t
PLH
t
PHL
t
PZL
t
PZH
t
PLZ
t
PHZ
t
w
t
s
t
h
l
so
b
O
Propagation Delay
Time
LE to Q
Propagation Delay
Time
D to Q
Output Enable
Time
te
e
r
P
V
CC
(V)
od
C
L
(pF)
15
50
15
50
15
50
50
uc
)-
(s
t
b
O
Typ.
5.4
6.0
6.4
7.1
so
1.35
0.5
t
le
ro
P
e
±
1.0
40
1.5
5.0
du
±
2.5
±
1.0
40
1.5
5.0
s)
t(
c
V
µA
µA
µA
mA
µA
Value
T
A
= 25°C
-40 to 85°C
Min.
1.0
1.0
1.0
1.0
1.0
1.0
1.0
8.5
1.5
3.5
1.0
1.0
Max.
13.5
14.5
9.5
10.5
12.5
13.5
12.0
-55 to 125°C
Min.
1.0
1.0
1.0
1.0
1.0
1.0
1.0
8.5
1.5
3.5
1.0
Max.
13.5
14.5
9.5
10.5
12.5
13.5
12.0
ns
ns
Unit
Min.
Max.
12.3
13.3
8.5
9.5
10.9
11.9
11.2
5.0
(*)
5.0
(*)
5.0
(*)
5.0
(*)
5.0
(*)
5.0
(*)
5.0
(*)
5.0
(*)
5.0
(*)
5.0
(*)
5.0
(*)
RL = 1K
Ω
RL = 1K
Ω
6.5
1.5
3.5
6.2
6.9
6.7
ns
ns
ns
ns
ns
ns
Output Disable
Time
Pulse Width (LE)
HIGH
Setup Time D to LE
HIGH or LOW
Hold Time D to LE
HIGH or LOW
Output to Output
Skew time (note 1)
t
OSLH
t
OSHL
50
(*) Voltage range is 5.0V
±
0.5V
Note 1: Parameter guaranteed by design. t
soLH
= |t
pLHm
- t
pLHn
|, t
soHL
= |t
pHLm
- t
pHLn
|
4/13
74VHCT373A
Table 8: Capacitive Characteristics
Test Condition
Symbol
Parameter
T
A
= 25°C
Min.
C
IN
C
OUT
C
PD
Input Capacitance
Output
Capacitance
Power Dissipation
Capacitance
(note 1)
Typ.
4
9
14
Max.
10
Value
-40 to 85°C
Min.
Max.
10
-55 to 125°C
Min.
Max.
10
pF
pF
pF
Unit
1) C
PD
is defined as the value of the IC’s internal equivalent capacitance which is calculated from the operating current consumption without
load. (Refer to Test Circuit). Average operating current can be obtained by the following equation. I
CC(opr)
= C
PD
x V
CC
x f
IN
+ I
CC
/8 (per Latch)
Table 9: Dynamic Switching Characteristics
Test Condition
Symbol
Parameter
V
CC
(V)
5.0
T
A
= 25°C
Min.
Typ.
0.6
-0.9
C
L
= 50 pF
2.0
Max.
0.9
Value
-40 to 85°C
V
OLP
V
OLV
V
IHD
V
ILD
Dynamic Low
Voltage Quiet
Output (note 1, 2)
Dynamic High
Voltage Input
(note 1, 3)
Dynamic Low
Voltage Input
(note 1, 3)
-0.6
5.0
5.0
1) Worst case package.
2) Max number of outputs defined as (n). Data inputs are driven 0V to 3.0V, (n-1) outputs switching and one output at GND.
3) Max number of data inputs (n) switching. (n-1) switching 0V to 3.0V. Inputs under test switching: 3.0V to threshold (V
ILD
), 0V to threshold
(V
IHD
), f=1MHz.
te
le
so
b
O
ro
P
uc
d
s)
t(
O
-
so
b
0.8
t
le
Min.
r
P
e
Max.
-55 to 125°C
Min.
Max.
du
o
s)
t(
c
Unit
V
5/13
