首页 > 器件类别 > 嵌入式处理器和控制器 > 微控制器和处理器

843022AGLF

Clock Generators & Support Products 1 LVPECL OUT SYNTHESIZER

器件类别:嵌入式处理器和控制器    微控制器和处理器   

厂商名称:IDT (Integrated Device Technology)

器件标准:

下载文档
843022AGLF 在线购买

供应商:

器件:843022AGLF

价格:-

最低购买:-

库存:点击查看

点击购买

器件参数
参数名称
属性值
是否无铅
不含铅
是否Rohs认证
符合
厂商名称
IDT (Integrated Device Technology)
零件包装代码
TSSOP
包装说明
TSSOP, TSSOP8,.25
针数
8
Reach Compliance Code
compliant
ECCN代码
EAR99
JESD-30 代码
R-PDSO-G8
JESD-609代码
e3
长度
4.4 mm
湿度敏感等级
1
端子数量
8
最高工作温度
70 °C
最低工作温度
最大输出时钟频率
125 MHz
封装主体材料
PLASTIC/EPOXY
封装代码
TSSOP
封装等效代码
TSSOP8,.25
封装形状
RECTANGULAR
封装形式
SMALL OUTLINE, THIN PROFILE, SHRINK PITCH
峰值回流温度(摄氏度)
260
电源
3.3 V
主时钟/晶体标称频率
25 MHz
认证状态
Not Qualified
座面最大高度
1.2 mm
最大压摆率
90 mA
最大供电电压
3.465 V
最小供电电压
3.135 V
标称供电电压
3.3 V
表面贴装
YES
技术
CMOS
温度等级
COMMERCIAL
端子面层
Matte Tin (Sn) - annealed
端子形式
GULL WING
端子节距
0.65 mm
端子位置
DUAL
处于峰值回流温度下的最长时间
30
宽度
3 mm
uPs/uCs/外围集成电路类型
CLOCK GENERATOR, OTHER
Base Number Matches
1
文档预览
FemtoClock
®
Crystal-to-3.3V LVPECL
Clock Generator
PRODUCT DISCONTINUATION NOTICE - LAST TIME BUY EXPIRES MAY 6, 2017
843022
DATA SHEET
G
ENERAL
D
ESCRIPTION
The 843022 is a Gigabit Ethernet Clock Generator and a
member of the HiPerClocks
TM
family of high performance
devices from IDT. The 843022 uses a 25MHz crystal to
synthesize 125MHz or 62.5MHz. The 843022 has excel-
lent phase jitter performance, over the 1.875MHz – 20MHz
integration range. The 843022 is packaged in a small 8-pin TSSOP,
making it ideal for use in systems with limited board space.
F
EATURES
One differential 3.3V LVPECL output
Crystal oscillator interface designed for 25MHz,
18pF parallel resonant crystal
Output frequencies: 125MHz or 62.5MHz (selectable)
RMS phase jitter @ 125MHz, using a 25MHz crystal
(1.875MHz - 20MHz): 0.39ps (typical)
Offset
Noise Power
100Hz ................-96.5 dBc/Hz
1kHz ..............-122.5 dBc/Hz
10kHz ..............-132.1 dBc/Hz
100kHz ..............-131.5 dBc/Hz
3.3V operating supply
0°C to 70°C ambient operating temperature
Industrial temperature information available upon request
Available in lead-free (RoHS 6) package
F
UNCTION
T
ABLE
Inputs
FREQ_SEL
0
1
Output Frequencies
(with a 25MHz crystal)
125MHz
62.5MHz
B
LOCK
D
IAGRAM
FREQ_SEL
Pulldown
P
IN
A
SSIGNMENT
V
CCA
V
EE
XTAL_OUT
XTAL_IN
1
2
3
4
8
7
6
5
V
CC
Q
nQ
FREQ_SEL
25MHz
XTAL_IN
OSC
XTAL_OUT
Phase
Detector
VCO
560MHz-680MHz
w/25MHz Ref.
÷5
0
Q
nQ
÷10
1
843022
8-Lead TSSOP
4.40mm x 3.0mm x 0.925mm
package body
G Package
Top View
M = ÷25 (fixed)
843022 REVISION A 11/16/15
1
©2015 Integrated Device Technology, Inc.
843022 DATA SHEET
T
ABLE
1. P
IN
D
ESCRIPTIONS
Number
1
2
3,
4
5
6, 7
8
Name
V
CCA
V
EE
XTAL_OUT,
XTAL_IN
FREQ_SEL
nQ, Q
V
CC
Power
Power
Input
Input
Output
Power
Type
Description
Analog supply pin.
Negative supply pin.
Crystal oscillator interface. XTAL_in is the input,
XTAL_OUT is the output.
Pulldown Frequency select pin. LVCMOS/LVTTL interface levels.
Differential clock outputs. LVPECL interface levels.
Core supply pin.
NOTE:
Pulldown
refers to internal input resistors. See Table 2, Pin Characteristics, for typical values.
T
ABLE
2. P
IN
C
HARACTERISTICS
Symbol
C
IN
R
PULLDOWN
Parameter
Input Capacitance
Input Pulldown Resistor
Test Conditions
Minimum
Typical
4
51
Maximum
Units
pF
FEMTOCLOCKS™ CRYSTAL-TO-
3.3V LVPECL CLOCK GENERATOR
2
REVISION A 11/16/15
843022 DATA SHEET
A
BSOLUTE
M
AXIMUM
R
ATINGS
Supply Voltage, V
CC
Inputs, V
I
Outputs, I
O
Continuous Current
Surge Current
Package Thermal Impedance,
θ
JA
Storage Temperature, T
STG
4.6V
-0.5V to V
CC
+ 0.5V
50mA
100mA
101.7°C/W (0 mps)
-65°C to 150°C
N OT E : S t r e s s e s b eyo n d t h o s e l i s t e d u n d e r A b s o l u t e
Maximum Ratings may cause permanent damage to the
device. These ratings are stress specifications only. Functional
operation of product at these conditions or any conditions beyond
those listed in the
DC Characteristics
or
AC Characteristics
is not
implied. Exposure to absolute maximum rating conditions for ex-
tended periods may affect product reliability.
T
ABLE
3A. P
OWER
S
UPPLY
DC C
HARACTERISTICS
,
V
CC
= V
CCA
= 3.3V±5%, T
A
=0°C
TO
70°C
Symbol
V
CC
V
CCA
I
CCA
I
EE
Parameter
Core Supply Voltage
Analog Supply Voltage
Analog Supply Current
Power Supply Current
Test Conditions
Minimum
3.135
V
CC
– 0.1
Typical
3.3
3.3
Maximum
3.465
V
CC
10
90
Units
V
V
mA
mA
T
ABLE
3B. LVCMOS/LVTTL DC C
HARACTERISTICS
,
V
CC
= V
CCA
= 3.3V±5%, T
A
=0°C
TO
70°C
Symbol
V
IH
V
IL
I
IH
I
IL
Parameter
Input High Voltage
Input Low Voltage
Input High Current
Input Low Current
FREQ_SEL
FREQ_SEL
V
CC
= V
IN
= 3.465V
V
CC
= 3.465V, V
IN
= 0V
-5
Test Conditions
Minimum
2
-0.3
Typical
Maximum
V
CC
+ 0.3
0.8
150
Units
V
V
µA
µA
T
ABLE
3C. LVPECL DC C
HARACTERISTICS
,
V
CC
= V
CCA
= 3.3V±5%, T
A
=0°C
TO
70°C
Symbol
V
OH
V
OL
V
SWING
Parameter
Output High Voltage; NOTE 1
Output Low Voltage; NOTE 1
Peak-to-Peak Output Voltage Swing
Test Conditions
Minimum
V
CC
- 1.4
V
CC
- 2.0
0.6
Typical
Maximum
V
CC
- 0.9
V
CC
- 1.7
1.0
Units
V
V
V
NOTE 1: Outputs terminated with 50Ω to V
CC
- 2V.
T
ABLE
4. C
RYSTAL
C
HARACTERISTICS
Parameter
Mode of Oscillation
Frequency
Equivalent Series Resistance (ESR)
Shunt Capacitance
Drive Level
Test Conditions
Minimum
Typical
Fundamental
25
50
7
1
MHz
Ω
pF
mW
Maximum
Units
REVISION A 11/16/15
3
FEMTOCLOCKS™ CRYSTAL-TO-
3.3V LVPECL CLOCK GENERATORY
843022 DATA SHEET
T
ABLE
5. AC C
HARACTERISTICS
,
V
CC
= V
CCA
= 3.3V±5%, T
A
=0°C
TO
70°C
Symbol
f
OUT
Parameter
Output Frequency
Test Conditions
F_SEL = 0
F_SEL = 1
125MHz,
Integration Range: 1.875MHz - 20MHz
62.5MHz,
Integration Range: 1.875MHz - 20MHz
20% to 80%
300
48
Minimum
Typical
125
62.5
0.39
0.39
600
52
Maximum
Units
MHz
MHz
ps
ps
ps
%
tjit(Ø)
t
R
/ t
F
odc
RMS Phase Jitter;
NOTE 1
Output Rise/Fall Time
Output Duty Cycle
NOTE 1: Please refer to the Phase Noise Plot.
FEMTOCLOCKS™ CRYSTAL-TO-
3.3V LVPECL CLOCK GENERATOR
4
REVISION A 11/16/15
843022 DATA SHEET
0
-10
-20
-30
-40
-50
T
YPICAL
P
HASE
N
OISE AT
62.5MH
Z
Gigabit Ethernet Filter
62.5MHz
RMS Phase Jitter (Random)
1.875MHz to 20MHz = 0.39ps (typical)
N
OISE
P
OWER
dBc
Hz
-60
-70
-80
-90
-100
-110
-120
Raw Phase Noise Data
-130
-140
-150
1k
10k
100k
-160
-170
-180
-190
Phase Noise Result by adding
Gigabit Ethernet Filter to raw data
1M
10M
100M
O
FFSET
F
REQUENCY
(H
Z
)
0
-10
-20
-30
-40
-50
T
YPICAL
P
HASE
N
OISE AT
125MH
Z
Gigabit Ethernet Filter
125MHz
RMS Phase Jitter (Random)
1.875MHz to 20MHz = 0.39ps (typical)
N
OISE
P
OWER
dBc
Hz
-60
-70
-80
-90
-100
-110
-120
-130
-140
-150
-160
-170
-180
-190
1k
10k
100k
1M
10M
Raw Phase Noise Data
Phase Noise Result by adding
Gigabit Ethernet Filter to raw data
100M
O
FFSET
F
REQUENCY
(H
Z
)
REVISION A 11/16/15
5
FEMTOCLOCKS™ CRYSTAL-TO-
3.3V LVPECL CLOCK GENERATORY
查看更多>
uclinux jedce_probe探测ID,变成flash的内容
Flash:两片SST39VF3201 ,一片挂CS0:地址0x80000000 一片挂CS1:地址...
welkinjiao Linux与安卓
XC886/888CLM:有先进网络功能的8位微控制器
XC886/888CLM:有先进网络功能的8位微控制器,集成了CAN控制器和支持LIN,采用基于工业...
frozenviolet 工控电子
PCB设计问题
如上图所示,IIC信号因布局原因长度有10118mil这么长,有几点不大清楚。 问题1:STM...
呜呼哀哉 模拟电子
stm32+enc28j60在ucos系统下实现UDP协议网络收发,上源码~
说 明:本例程是基于STM32_V3.4固件函数库的uCOSII网络通讯实例,在MDK4.12中编...
sky007tao stm32/stm8
安全用电常识(一)
1、 照明开关为何必须接在火线上?   如果将照明开关装设在零线上,虽然断开时电灯也不亮,但灯头的相...
jek9528 安防电子
DSP数字图像设计报告
项目报告 摘 要 图像处理是指按特定的的需要突出一幅图像中的某些信息,同时削弱或去...
灞波儿奔 DSP 与 ARM 处理器
热门器件
热门资源推荐
器件捷径:
E0 E1 E2 E3 E4 E5 E6 E7 E8 E9 EA EB EC ED EE EF EG EH EI EJ EK EL EM EN EO EP EQ ER ES ET EU EV EW EX EY EZ F0 F1 F2 F3 F4 F5 F6 F7 F8 F9 FA FB FC FD FE FF FG FH FI FJ FK FL FM FN FO FP FQ FR FS FT FU FV FW FX FY FZ G0 G1 G2 G3 G4 G5 G6 G7 G8 G9 GA GB GC GD GE GF GG GH GI GJ GK GL GM GN GO GP GQ GR GS GT GU GV GW GX GZ H0 H1 H2 H3 H4 H5 H6 H7 H8 HA HB HC HD HE HF HG HH HI HJ HK HL HM HN HO HP HQ HR HS HT HU HV HW HX HY HZ I1 I2 I3 I4 I5 I6 I7 IA IB IC ID IE IF IG IH II IK IL IM IN IO IP IQ IR IS IT IU IV IW IX J0 J1 J2 J6 J7 JA JB JC JD JE JF JG JH JJ JK JL JM JN JP JQ JR JS JT JV JW JX JZ K0 K1 K2 K3 K4 K5 K6 K7 K8 K9 KA KB KC KD KE KF KG KH KI KJ KK KL KM KN KO KP KQ KR KS KT KU KV KW KX KY KZ
需要登录后才可以下载。
登录取消