INTEGRATED CIRCUITS
DATA SHEET
For a complete data sheet, please also download:
•
The IC04 LOCMOS HE4000B Logic
Family Specifications HEF, HEC
•
The IC04 LOCMOS HE4000B Logic
Package Outlines/Information HEF, HEC
HEF40175B
MSI
Quadruple D-type flip-flop
Product specification
File under Integrated Circuits, IC04
January 1995
Philips Semiconductors
Product specification
Quadruple D-type flip-flop
DESCRIPTION
The HEF40175B is a quadruple edge-triggered D-type
flip-flop with four data inputs (D
0
to D
3
), a clock input (CP),
an overriding asynchronous master reset input (MR), four
buffered outputs (O
0
to O
3
), and four complementary
HEF40175B
MSI
buffered outputs (O
0
to O
3
). Information on D
0
to D
3
is
transferred to O
0
to O
3
on the LOW to HIGH transition of
CP if MR is HIGH. When LOW, MR resets all flip-flops
(O
0
to O
3
= LOW, O
0
to O
3
= HIGH), independent of CP
and D
0
to D
3
.
Fig.1 Functional diagram.
PINNING
D
0
to D
3
CP
MR
O
0
to O
3
O
0
to O
3
Fig.2 Pinning diagram.
data inputs
clock input (LOW to HIGH; edge-triggered)
master reset input (active LOW)
buffered outputs
complementary buffered outputs
FUNCTION TABLE
INPUTS
CP
D
H
L
X
X
Notes
1. H = HIGH state (the more positive voltage)
L = LOW state (the less positive voltage)
X = state is immaterial
= positive-going transition
= negative-going transition
X
MR
H
H
H
L
O
H
L
no change
L
OUTPUTS
O
L
H
no change
H
HEF40175BP(N): 16-lead DIL; plastic
(SOT38-1)
HEF40175BD(F): 16-lead DIL; ceramic (cerdip)
(SOT74)
HEF40175BT(D): 16-lead SO; plastic
(SOT109-1)
( ): Package Designator North America
FAMILY DATA, I
DD
LIMITS category MSI
See Family Specifications
January 1995
2
This text is here in white to force landscape pages to be rotated correctly when browsing through the pdf in the Acrobat reader.This text is here in
_white
to force landscape pages to be rotated correctly when browsing through the pdf in the Acrobat reader.This text is here inThis text is here in
white to force landscape pages to be rotated correctly when browsing through the pdf in the Acrobat reader. white to force landscape pages to be ...
January 1995
3
Fig.3 Logic diagram.
Philips Semiconductors
Quadruple D-type flip-flop
HEF40175B
MSI
Product specification
Philips Semiconductors
Product specification
Quadruple D-type flip-flop
AC CHARACTERISTICS
V
SS
= 0 V; T
amb
= 25
°C;
C
L
= 50 pF; input transition times
≤
20 ns
V
DD
V
Propagation delays
CP
→
O
n
, O
n
HIGH to LOW
5
10
15
5
LOW to HIGH
MR
→
O
n
HIGH to LOW
MR
→
O
n
LOW to HIGH
Output transition times
HIGH to LOW
10
15
5
10
15
5
10
15
5
10
15
5
LOW to HIGH
Set-up time
D
n
→
CP
Hold time
D
n
→
CP
Minimum clock
pulse width; LOW
Minimum MR pulse
width; LOW
Recovery time
for MR
Maximum clock
pulse frequency
10
15
5
10
15
5
10
15
5
10
15
5
10
15
5
10
15
5
10
15
f
max
t
RMR
t
WMRL
t
WCPL
t
hold
t
su
60
20
15
25
10
10
90
35
25
80
30
20
0
0
0
5
15
20
t
TLH
t
THL
t
PLH
t
PHL
t
PLH
t
PHL
80
35
25
70
30
25
75
30
25
70
30
25
60
30
20
60
30
20
30
10
5
−5
0
0
45
15
10
40
15
10
−30
−20
−15
11
30
45
160 ns
70 ns
50 ns
140 ns
65 ns
45 ns
155 ns
65 ns
50 ns
140 ns
65 ns
50 ns
120 ns
60 ns
40 ns
120 ns
60 ns
40 ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
MHz
MHz
MHz
SYMBOL
MIN.
TYP. MAX.
HEF40175B
MSI
TYPICAL EXTRAPOLATION
FORMULA
53 ns
+
(0,55 ns/pF) C
L
24 ns
+
(0,23 ns/pF) C
L
17 ns
+
(0,16 ns/pF) C
L
43 ns
+
(0,55 ns/pF) C
L
19 ns
+
(0,23 ns/pF) C
L
17 ns
+
(0,16 ns/pF) C
L
48 ns
+
(0,55 ns/pF) C
L
19 ns
+
(0,23 ns/pF) C
L
17 ns
+
(0,16 ns/pF) C
L
43 ns
+
(0,55 ns/pF) C
L
19 ns
+
(0,23 ns/pF) C
L
17 ns
+
(0,16 ns/pF) C
L
10 ns
+
(1,0 ns/pF) C
L
9 ns
+
(0,42 ns/pF) C
L
6 ns
+
(0,28 ns/pF) C
L
10 ns
+
(1,0 ns/pF) C
L
9 ns
+
(0,42 ns/pF) C
L
6 ns
+
(0,28 ns/pF) C
L
see also waveforms Fig.4
January 1995
4
Philips Semiconductors
Product specification
Quadruple D-type flip-flop
AC CHARACTERISTICS
V
SS
= 0 V; T
amb
= 25
°C;
input transition times
≤
20 ns
V
DD
V
Dynamic power
dissipation per
package (P)
5
10
15
TYPICAL FORMULA FOR P (µW)
2000 f
i
+ ∑
(f
o
C
L
)
×
V
DD2
8400 f
i
+ ∑
(f
o
C
L
)
×
V
DD2
22 500 f
i
+ ∑
(f
o
C
L
)
×
V
DD2
where
HEF40175B
MSI
f
i
= input freq. (MHz)
f
o
= output freq. (MHz)
C
L
= load capacitance (pF)
∑
(f
o
C
L
) = sum of outputs
V
DD
= supply voltage (V)
Fig.4
Waveforms showing minimum pulse widths for CP and MR, MR to CP recovery time, and set-up time and
hold time for D
n
to CP. Set-up and hold times are shown as positive values but may be specified as
negative values.
APPLICATION INFORMATION
Some examples of applications for the HEF40175B are:
•
Shift registers
•
Buffer/storage register
•
Pattern generator
January 1995
5
