型号
  • 型号
  • 关键词
首页 > 器件类别 > 逻辑 > 逻辑

935174350118

LV/LV-A/LVX/H SERIES, QUAD 1-BIT DRIVER, TRUE OUTPUT, PDSO14, 4.40 MM, PLASTIC, MO-153, SOT402-1, TSSOP-14

器件类别：逻辑    逻辑   

厂商名称：NXP(恩智浦)

厂商官网：https://www.nxp.com

下载文档
参数 预览 参数对比
器件参数
参数名称
属性值
包装说明
TSSOP,
Reach Compliance Code
unknow
系列
LV/LV-A/LVX/H
JESD-30 代码
R-PDSO-G14
JESD-609代码
e4
长度
5 mm
逻辑集成电路类型
BUS DRIVER
位数
1
功能数量
4
端口数量
2
端子数量
14
最高工作温度
125 °C
最低工作温度
-40 °C
输出特性
3-STATE
输出极性
TRUE
封装主体材料
PLASTIC/EPOXY
封装代码
TSSOP
封装形状
RECTANGULAR
封装形式
SMALL OUTLINE, THIN PROFILE, SHRINK PITCH
传播延迟（tpd）
31 ns
座面最大高度
1.1 mm
最大供电电压 (Vsup)
5.5 V
最小供电电压 (Vsup)
1 V
标称供电电压 (Vsup)
3.3 V
表面贴装
YES
技术
CMOS
温度等级
AUTOMOTIVE
端子面层
NICKEL PALLADIUM GOLD
端子形式
GULL WING
端子节距
0.65 mm
端子位置
DUAL
宽度
4.4 mm
Base Number Matches
1
文档预览
74LV125
Quad buffer/line driver; 3-state
Rev. 03 — 7 April 2009
Product data sheet
1. General description
The 74LV125 is a low-voltage Si-gate CMOS device that is pin and function compatible
with 74HC125 and 74HCT125.
The 74LV125 provides four non-inverting buffer/line drivers with 3-state outputs. The
3-state outputs (nY) are controlled by the output enable input (nOE). A HIGH at nOE
causes the outputs to assume a high-impedance OFF-state.
2. Features
I
I
I
I
I
Wide operating voltage: 1.0 V to 5.5 V
Optimized for low voltage applications: 1.0 V to 3.6 V
Accepts TTL input levels between V
CC
= 2.7 V and V
CC
= 3.6 V
Typical output ground bounce < 0.8 V at V
CC
= 3.3 V and T
amb
= 25
°C
Typical HIGH-level output voltage (V
OH
) undershoot: > 2 V at V
CC
= 3.3 V and
T
amb
= 25
°C
I
ESD protection:
N
HBM JESD22-A114E exceeds 2000 V
N
MM JESD22-A115-A exceeds 200 V
I
Multiple package options
I
Specified from
−40 °C
to +85
°C
and from
−40 °C
to +125
°C
3. Ordering information
Table 1.
Ordering information
Package
Temperature range
74LV125N
74LV125D
74LV125DB
74LV125PW
−40 °C
to +125
°C
−40 °C
to +125
°C
−40 °C
to +125
°C
−40 °C
to +125
°C
Name
DIP14
SO14
SSOP14
TSSOP14
Description
plastic dual in-line package; 14 leads (300 mil)
plastic small outline package; 14 leads;
body width 3.9 mm
plastic shrink small outline package; 14 leads;
body width 5.3 mm
plastic thin shrink small outline package; 14 leads;
body width 4.4 mm
Version
SOT27-1
SOT108-1
SOT337-1
SOT402-1
Type number
NXP Semiconductors
74LV125
Quad buffer/line driver; 3-state
4. Functional diagram
2
1
5
4
9
10
12
13
1A
1OE
2A
2OE
1Y
3
2
1
3
2Y
6
1
5
EN1
6
4
3A
3OE
4A
4OE
mna228
3Y
8
9
8
10
4Y
11
12
11
13
nA
nY
nOE
mna229
mna227
Fig 1.
Logic symbol
Fig 2.
IEC logic symbol
Fig 3.
Logic diagram (one buffer)
5. Pinning information
5.1 Pinning
74LV125
1OE
1A
1Y
2OE
2A
2Y
GND
1
2
3
4
5
6
7
001aaj961
14 V
CC
13 4OE
12 4A
11 4Y
10 3OE
9
8
3A
3Y
1OE
1A
1Y
2OE
2A
2Y
GND
1
2
3
4
5
6
7
001aaj921
74LV125
14 V
CC
13 4OE
12 4A
11 4Y
10 3OE
9
8
3A
3Y
Fig 4.
Pin configuration DIP14, SO14
Fig 5.
Pin configuration SSOP14, TSSOP14
74LV125_3
© NXP B.V. 2009. All rights reserved.
Product data sheet
Rev. 03 — 7 April 2009
2 of 15
NXP Semiconductors
74LV125
Quad buffer/line driver; 3-state
5.2 Pin description
Table 2.
Symbol
1OE, 2OE, 3OE, 4OE,
1A, 2A, 3A, 4A
1Y, 2Y, 3Y, 4Y
GND
V
CC
Pin description
Pin
1, 4, 10, 13
2, 5, 9, 12
3, 6, 8, 11
7
14
Description
output enable input (active LOW)
data input
data output
ground (0 V)
supply voltage
6. Functional description
Table 3.
Control
nOE
L
L
H
[1]
Function table
[1]
Input
nA
L
H
X
Output
nY
L
H
Z
H = HIGH voltage level; L = LOW voltage level; X = don’t care; Z = high-impedance OFF-state.
7. Limiting values
Table 4.
Limiting values
In accordance with the Absolute Maximum Rating System (IEC 60134). Voltages are referenced to GND (ground = 0 V).
Symbol
V
CC
I
IK
I
OK
I
O
I
CC
I
GND
T
stg
P
tot
Parameter
supply voltage
input clamping current
output clamping current
output current
supply current
ground current
storage temperature
total power dissipation
T
amb
=
−40 °C
to +125
°C
DIP14
SO14, SSOP14, TSSOP14
[1]
[2]
[2]
Conditions
V
I
<
−0.5
V or V
I
> V
CC
+ 0.5 V
V
O
<
−0.5
V or V
O
> V
CC
+ 0.5 V
V
O
=
−0.5
V to (V
CC
+ 0.5 V)
[1]
[1]
Min
−0.5
-
-
-
-
−70
−65
-
-
Max
+7.0
±20
±50
±35
70
-
+150
750
500
Unit
V
mA
mA
mA
mA
mA
°C
mW
mW
The input and output voltage ratings may be exceeded if the input and output current ratings are observed.
For DIP14 packages: above 70
°C
the value of P
tot
derates linearly with 12 mW/K.
For SO14 packages: above 70
°C
the value of P
tot
derates linearly with 8 mW/K.
For (T)SSOP14 packages: above 60
°C
the value of P
tot
derates linearly with 5.5 mW/K.
74LV125_3
© NXP B.V. 2009. All rights reserved.
Product data sheet
Rev. 03 — 7 April 2009
3 of 15
NXP Semiconductors
74LV125
Quad buffer/line driver; 3-state
8. Recommended operating conditions
Table 5.
Recommended operating conditions
Voltages are referenced to GND (ground = 0 V).
Symbol
V
CC
V
I
V
O
T
amb
∆t/∆V
Parameter
supply voltage
[1]
input voltage
output voltage
ambient temperature
input transition rise and fall rate
V
CC
= 1.0 V to 2.0 V
V
CC
= 2.0 V to 2.7 V
V
CC
= 2.7 V to 3.6 V
V
CC
= 3.6 V to 5.5 V
[1]
Conditions
Min
1.0
0
0
−40
-
-
-
-
Typ
3.3
-
-
+25
-
-
-
-
Max
5.5
V
CC
V
CC
+125
500
200
100
50
Unit
V
V
V
°C
ns/V
ns/V
ns/V
ns/V
The static characteristics are guaranteed from V
CC
= 1.2 V to V
CC
= 5.5 V, but LV devices are guaranteed to function down to
V
CC
= 1.0 V (with input levels GND or V
CC
).
9. Static characteristics
Table 6.
Static characteristics
At recommended operating conditions. Voltages are referenced to GND (ground = 0 V).
Symbol Parameter
V
IH
HIGH-level input voltage
Conditions
V
CC
= 1.2 V
V
CC
= 2.0 V
V
CC
= 2.7 V to 3.6 V
V
CC
= 4.5 V to 5.5 V
V
IL
LOW-level input voltage
V
CC
= 1.2 V
V
CC
= 2.0 V
V
CC
= 2.7 V to 3.6 V
V
CC
= 4.5 V to 5.5 V
V
OH
HIGH-level output voltage
V
I
= V
IH
or V
IL
I
O
=
−100 µA;
V
CC
= 1.2 V
I
O
=
−100 µA;
V
CC
= 2.0 V
I
O
=
−100 µA;
V
CC
= 2.7 V
I
O
=
−100 µA;
V
CC
= 3.0 V
I
O
=
−100 µA;
V
CC
= 4.5 V
I
O
=
−8
mA; V
CC
= 3.0 V
I
O
=
−16
mA; V
CC
= 4.5 V
-
1.8
2.5
2.8
4.3
2.4
3.6
1.2
2.0
2.7
3.0
4.5
2.82
4.2
-
-
-
-
-
-
-
-
1.8
2.5
2.8
4.3
2.2
3.5
-
-
-
-
-
-
-
V
V
V
V
V
V
V
−40 °C
to +85
°C
Min
0.9
1.4
2.0
0.7V
CC
-
-
-
-
Typ
[1]
-
-
-
-
-
-
-
-
Max
-
-
-
-
0.3
0.6
0.8
0.3V
CC
−40 °C
to +125
°C
Unit
Min
0.9
1.4
2.0
0.7V
CC
-
-
-
-
Max
-
-
-
-
0.3
0.6
0.8
V
V
V
V
V
V
V
0.3V
CC
V
74LV125_3
© NXP B.V. 2009. All rights reserved.
Product data sheet
Rev. 03 — 7 April 2009
4 of 15
NXP Semiconductors
74LV125
Quad buffer/line driver; 3-state
Table 6.
Static characteristics
…continued
At recommended operating conditions. Voltages are referenced to GND (ground = 0 V).
Symbol Parameter
V
OL
LOW-level output voltage
Conditions
V
I
= V
IH
or V
IL
I
O
= 100
µA;
V
CC
= 1.2 V
I
O
= 100
µA;
V
CC
= 2.0 V
I
O
= 100
µA;
V
CC
= 2.7 V
I
O
= 100
µA;
V
CC
= 3.0 V
I
O
= 100
µA;
V
CC
= 4.5 V
I
O
= 8 mA; V
CC
= 3.0 V
I
O
= 16 mA; V
CC
= 4.5 V
I
I
I
OZ
input leakage current
OFF-state output current
V
I
= V
CC
or GND;
V
CC
= 5.5 V
V
I
= V
IH
or V
IL
;
V
O
= V
CC
or GND;
V
CC
= 5.5 V
V
I
= V
CC
or GND; I
O
= 0 A;
V
CC
= 5.5 V
per input; V
I
= V
CC
−
0.6 V;
V
CC
= 2.7 V to 3.6 V
-
-
-
-
-
-
-
-
-
0
0
0
0
0
0.20
0.35
-
-
-
0.2
0.2
0.2
0.2
0.40
0.55
1.0
5
-
-
-
-
-
-
-
-
-
-
0.2
0.2
0.2
0.2
0.50
0.65
1.0
10
V
V
V
V
V
V
V
µA
µA
−40 °C
to +85
°C
Min
Typ
[1]
Max
−40 °C
to +125
°C
Unit
Min
Max
I
CC
∆I
CC
C
I
[1]
supply current
additional supply current
input capacitance
-
-
-
-
-
3.5
20
500
-
-
-
-
160
850
-
µA
µA
pF
Typical values are measured at T
amb
= 25
°C.
10. Dynamic characteristics
Table 7.
Dynamic characteristics
Voltages are referenced to GND (ground = 0 V). For test circuit see
Figure 8.
Symbol Parameter
t
pd
propagation delay
Conditions
nA to nY; see
Figure 6
V
CC
= 1.2 V
V
CC
= 2.0 V
V
CC
= 2.7 V
V
CC
= 3.0 V to 3.6 V; C
L
= 15 pF
V
CC
= 3.0 V to 3.6 V
V
CC
= 4.5 V to 5.5 V
t
en
enable time
nOE to nY; see
Figure 7
V
CC
= 1.2 V
V
CC
= 2.0 V
V
CC
= 2.7 V
V
CC
= 3.0 V to 3.6 V
V
CC
= 4.5 V to 5.5 V
[3]
[2]
[3]
[3]
[2]
−40 °C
to +85
°C
Min
-
-
-
-
-
-
-
-
-
-
-
Typ
[1]
55
19
14
9
10
-
75
26
19
14
-
Max
-
24
18
-
14
12
-
31
23
18
15
−40 °C
to +125
°C
Min
-
-
-
-
-
-
-
-
-
-
-
Max
-
31
23
-
18
15
-
39
29
23
19
Unit
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
74LV125_3
© NXP B.V. 2009. All rights reserved.
Product data sheet
Rev. 03 — 7 April 2009
5 of 15
查看更多>
参数对比
与935174350118相近的元器件有：935174350112、935063160112、935063170112、935063170118、74LV125D,112、74LV125PW,118、74LV125N,112、74LV125DB,112、74LV125DB,118。描述及对比如下：
型号 935174350118 935174350112 935063160112 935063170112 935063170118 74LV125D,112 74LV125PW,118 74LV125N,112 74LV125DB,112 74LV125DB,118
描述 LV/LV-A/LVX/H SERIES, QUAD 1-BIT DRIVER, TRUE OUTPUT, PDSO14, 4.40 MM, PLASTIC, MO-153, SOT402-1, TSSOP-14 LV/LV-A/LVX/H SERIES, QUAD 1-BIT DRIVER, TRUE OUTPUT, PDSO14, 4.40 MM, PLASTIC, MO-153, SOT402-1, TSSOP-14 LV/LV-A/LVX/H SERIES, QUAD 1-BIT DRIVER, TRUE OUTPUT, PDIP14, 0.300 INCH, PLASTIC, MO-001, SC501-14, SOT27-1, DIP-14 LV/LV-A/LVX/H SERIES, QUAD 1-BIT DRIVER, TRUE OUTPUT, PDSO14, 3.90 MM, PLASTIC, MS-012, SOT108-1, SOP-14 LV/LV-A/LVX/H SERIES, QUAD 1-BIT DRIVER, TRUE OUTPUT, PDSO14, 3.90 MM, PLASTIC, MS-012, SOT108-1, SOP-14 IC BUFFER NON-INVERT 5.5V 14SO IC BUF NON-INVERT 5.5V 14TSSOP IC BUFFER NON-INVERT 5.5V 14DIP IC BUF NON-INVERT 5.5V 14SSOP IC BUF NON-INVERT 5.5V 14SSOP
包装说明 TSSOP, TSSOP, DIP, SOP, SOP, SOP, SOP14,.25 TSSOP, TSSOP14,.25 DIP, DIP14,.3 SSOP, SSOP14,.3 SSOP, SSOP14,.3
Reach Compliance Code unknow unknow unknown unknown unknown compliant compliant compliant compliant compliant
系列 LV/LV-A/LVX/H LV/LV-A/LVX/H LV/LV-A/LVX/H LV/LV-A/LVX/H LV/LV-A/LVX/H LV/LV-A/LVX/H LV/LV-A/LVX/H LV/LV-A/LVX/H LV/LV-A/LVX/H LV/LV-A/LVX/H
JESD-30 代码 R-PDSO-G14 R-PDSO-G14 R-PDIP-T14 R-PDSO-G14 R-PDSO-G14 R-PDSO-G14 R-PDSO-G14 R-PDIP-T14 R-PDSO-G14 R-PDSO-G14
JESD-609代码 e4 e4 e4 e4 e4 e4 e4 e4 e4 e4
长度 5 mm 5 mm 19.025 mm 8.65 mm 8.65 mm 8.65 mm 5 mm 19.025 mm 6.2 mm 6.2 mm
逻辑集成电路类型 BUS DRIVER BUS DRIVER BUS DRIVER BUS DRIVER BUS DRIVER BUS DRIVER BUS DRIVER BUS DRIVER BUS DRIVER BUS DRIVER
位数 1 1 1 1 1 1 1 1 1 1
功能数量 4 4 4 4 4 4 4 4 4 4
端口数量 2 2 2 2 2 2 2 2 2 2
端子数量 14 14 14 14 14 14 14 14 14 14
最高工作温度 125 °C 125 °C 125 °C 125 °C 125 °C 125 °C 125 °C 125 °C 125 °C 125 °C
最低工作温度 -40 °C -40 °C -40 °C -40 °C -40 °C -40 °C -40 °C -40 °C -40 °C -40 °C
输出特性 3-STATE 3-STATE 3-STATE 3-STATE 3-STATE 3-STATE 3-STATE 3-STATE 3-STATE 3-STATE
输出极性 TRUE TRUE TRUE TRUE TRUE TRUE TRUE TRUE TRUE TRUE
封装主体材料 PLASTIC/EPOXY PLASTIC/EPOXY PLASTIC/EPOXY PLASTIC/EPOXY PLASTIC/EPOXY PLASTIC/EPOXY PLASTIC/EPOXY PLASTIC/EPOXY PLASTIC/EPOXY PLASTIC/EPOXY
封装代码 TSSOP TSSOP DIP SOP SOP SOP TSSOP DIP SSOP SSOP
封装形状 RECTANGULAR RECTANGULAR RECTANGULAR RECTANGULAR RECTANGULAR RECTANGULAR RECTANGULAR RECTANGULAR RECTANGULAR RECTANGULAR
封装形式 SMALL OUTLINE, THIN PROFILE, SHRINK PITCH SMALL OUTLINE, THIN PROFILE, SHRINK PITCH IN-LINE SMALL OUTLINE SMALL OUTLINE SMALL OUTLINE SMALL OUTLINE, THIN PROFILE, SHRINK PITCH IN-LINE SMALL OUTLINE, SHRINK PITCH SMALL OUTLINE, SHRINK PITCH
传播延迟（tpd） 31 ns 31 ns 31 ns 31 ns 31 ns 31 ns 31 ns 31 ns 31 ns 31 ns
座面最大高度 1.1 mm 1.1 mm 4.2 mm 1.75 mm 1.75 mm 1.75 mm 1.1 mm 4.2 mm 2 mm 2 mm
最大供电电压 (Vsup) 5.5 V 5.5 V 5.5 V 5.5 V 5.5 V 5.5 V 5.5 V 5.5 V 5.5 V 5.5 V
最小供电电压 (Vsup) 1 V 1 V 1 V 1 V 1 V 1 V 1 V 1 V 1 V 1 V
标称供电电压 (Vsup) 3.3 V 3.3 V 3.3 V 3.3 V 3.3 V 3.3 V 3.3 V 3.3 V 3.3 V 3.3 V
表面贴装 YES YES NO YES YES YES YES NO YES YES
技术 CMOS CMOS CMOS CMOS CMOS CMOS CMOS CMOS CMOS CMOS
温度等级 AUTOMOTIVE AUTOMOTIVE AUTOMOTIVE AUTOMOTIVE AUTOMOTIVE AUTOMOTIVE AUTOMOTIVE AUTOMOTIVE AUTOMOTIVE AUTOMOTIVE
端子面层 NICKEL PALLADIUM GOLD NICKEL PALLADIUM GOLD NICKEL PALLADIUM GOLD NICKEL PALLADIUM GOLD NICKEL PALLADIUM GOLD NICKEL PALLADIUM GOLD NICKEL PALLADIUM GOLD NICKEL PALLADIUM GOLD Nickel/Palladium/Gold (Ni/Pd/Au) NICKEL PALLADIUM GOLD
端子形式 GULL WING GULL WING THROUGH-HOLE GULL WING GULL WING GULL WING GULL WING THROUGH-HOLE GULL WING GULL WING
端子节距 0.65 mm 0.65 mm 2.54 mm 1.27 mm 1.27 mm 1.27 mm 0.65 mm 2.54 mm 0.65 mm 0.65 mm
端子位置 DUAL DUAL DUAL DUAL DUAL DUAL DUAL DUAL DUAL DUAL
宽度 4.4 mm 4.4 mm 7.62 mm 3.9 mm 3.9 mm 3.9 mm 4.4 mm 7.62 mm 5.3 mm 5.3 mm
厂商名称 - - NXP(恩智浦) NXP(恩智浦) NXP(恩智浦) NXP(恩智浦) NXP(恩智浦) NXP(恩智浦) NXP(恩智浦) NXP(恩智浦)
介绍一本VHDL的书
《基于FOGA的工程设计和应用》主编：王彦 西电出版社 这本书主要是基于Xilinx的实例设计 如果...
heningbo FPGA/CPLD
好消息！TI estore支持支付宝了
最近在网上看到说estore支持支付宝，抱着将信将疑的态度进行了一次实验。 果然是支持的，但是我还没...
wstt 微控制器 MCU
工程师助理求帮助
今年6月份专科毕业，2月份去广东一个公司实习，大学专业是电气自动化，在研发中心电源部给工程师当助理...
1033899427 电源技术
Freescale 2009 seminar之二Automotive Electronics Market Trends 2009 and Beyo
2009Automotive Electronics Market Trends: 2009 and...
madokaaukawa NXP MCU
UF2029资料
UF2029是一款支持无缝漫游型无线AP，工业级防水设计，适合室内室外高温严寒部署，电信级工业...
zxc6302459 RF/无线
十个PLC检测加热器断线电路图
十个PLC检测加热器断线电路图 LC11、LC22 等是电流开关吗？穿心的？ ...
uyuway 工控电子
热门器件
热门资源推荐
请大家 指点指点 请大家 指点 电路分析导论(原书第12版)2014-10 鲍利斯塔.pdf DL 5352-2006 高压配电装置设计技术规程.pdf 技术书籍：《OP放大电路设计》（一）.pdf C 程序设计 RAK310 Datasheet NCP3020：300KHZ/9V-18V/ 10A的DC-DC降压PWM控制器+ MOSFET 离散傅里叶变换的程序 medehguee yu ch bsan adgiin malnuudaa PIC 单片机的C 语言编程 26页 0.2M
德州、法意、亚德诺产品用户交流！群号281212533 MCU接口与RGB接口的区别 电容降压电路分析 Meeting notice2016国际光电子与微电子技术及应用研讨会 生物传感器产生一个峰值 -50uA/5us的信号，用什么电路实现得到一个2V左右的信号？ 基于STM32Cube USB设备库应用的几个常见问题 【转帖】电源基础电路图集锦 射频电源设计LCR表推荐 U8G2 U8X8问题请教 JX51开发板2.3发布。欢迎各位来捧场！
简洁的过零调功器电路设计与分析 单稳态控制电路设计与分析 光控电路设计与分析 永不缺相启动运行的电动机控制电路 IGBT模块通过控制门极阻断过电流 MT3608构成3.7V转12V的升压电路图 运算放大器IC741的基本工作原理及在电路中的实现方式 比较常见的功率整流器和滤波电路 一个简单的红外耳机电路 基于TDA1554的立体声放大器电路
器件捷径:
E0 E1 E2 E3 E4 E5 E6 E7 E8 E9 EA EB EC ED EE EF EG EH EI EJ EK EL EM EN EO EP EQ ER ES ET EU EV EW EX EY EZ F0 F1 F2 F3 F4 F5 F6 F7 F8 F9 FA FB FC FD FE FF FG FH FI FJ FK FL FM FN FO FP FQ FR FS FT FU FV FW FX FY FZ G0 G1 G2 G3 G4 G5 G6 G7 G8 G9 GA GB GC GD GE GF GG GH GI GJ GK GL GM GN GO GP GQ GR GS GT GU GV GW GX GZ H0 H1 H2 H3 H4 H5 H6 H7 H8 HA HB HC HD HE HF HG HH HI HJ HK HL HM HN HO HP HQ HR HS HT HU HV HW HX HY HZ I1 I2 I3 I4 I5 I6 I7 IA IB IC ID IE IF IG IH II IK IL IM IN IO IP IQ IR IS IT IU IV IW IX J0 J1 J2 J6 J7 JA JB JC JD JE JF JG JH JJ JK JL JM JN JP JQ JR JS JT JV JW JX JZ K0 K1 K2 K3 K4 K5 K6 K7 K8 K9 KA KB KC KD KE KF KG KH KI KJ KK KL KM KN KO KP KQ KR KS KT KU KV KW KX KY KZ
需要登录后才可以下载。
登录取消