首页 > 器件类别 >

ACT-5260PC-100F24M

ACT5260 64-Bit Superscaler Microprocessor

厂商名称:Aeroflex

厂商官网:http://www.aeroflex.com/

下载文档
文档预览
ACT5260
64-Bit Superscaler Microprocessor
Features
s
s
s
s
s
Full militarized QED RM5260 microprocessor
Dual Issue superscalar QED RISCMark
- can issue one
integer and one floating-point instruction per cycle
microprocessor - can issue one integer and one
floating-point instruction per cycle
q
100, 133 and 150MHz frequency (200MHz future option)
Consult Factory for latest speeds
q
260 Dhrystone2.1 MIPS
q
SPECInt95 4.8. SPECfp95 5.1
High performance system interface compatible with R4600,
R4700 and R5000
q
64-bit multiplexed system address/data bus for optimum
price/performance up to 100 MHz operating frequency
q
High performance write protocols maximize uncached
write bandwidth
q
Operates at input system clock multipliers of 2 through 8
q
5V tolerant I/O's
q
IEEE 1149.1 JTAG boundary scan
Integrated on-chip caches - up to 3.2GBps internal data rate
q
16KB instruction - 2 way set associative
q
16KB data - 2 way set associative
q
Virtually indexed, physically tagged
q
Write-back and write-through on per page basis
q
Pipeline restart on first double for data cache misses
Integrated memory management unit
q
Fully associative joint TLB (shared by I and D translations)
q
48 dual entries map 96 pages
q
Variable page size (4KB to 16MB in 4x increments)
s
s
s
s
s
s
s
s
Embedded supply de-coupling capacitors and Pll filter
components
High-performance floating point unit - up to 400 MFLOPS
q
Single cycle repeat rate for common single precision
operations and some double precision operations
q
Two cycle repeat rate for double precision multiply and
double precision combined multiply-add operations
q
Single cycle repeat rate for single precision combined
multiply-add operation
MIPS IV instruction set
q
Floating point multiply-add instruction increases
performance in signal processing and graphics
applications
q
Conditional moves to reduce branch frequency
q
Index address modes (register + register)
Embedded application enhancements
q
Specialized DSP integer Multiply-Accumulate instruction
and 3 operand multiply instruction
q
I and D cache locking by set
q
Optional dedicated exception vector for interrupts
Fully static CMOS design with power down logic
q
Standby reduced power mode with WAIT instruction
q
5 Watts typical at 3.3V, less than 175 mwatts in Standby
208-lead CQFP, cavity-up package (F17)
208-lead CQFP, inverted footprint (F24), Intended to duplicate
the commercial QED footprint
(Consult Factory)
179-pin PGA package (Future
Product)
(P10)
BLOCK DIAGRAM
Phase Lock Loop
Data Set A
Data Tag A
Store Buffer
DTLB Physical
Data Tag B
Instruction Select
Sys AD
Instruction Set A
Integer Instruction Register
Write Buffer
Read Buffer
Data Set B
Instruction Tag B
DBus
FPIBus
Control
Tag
Floating-point
Register File
Unpacker/Packer
Floating point Control
Aux Tag
Load Aligner
Joint TLB
Integer Register File
Integer/Address Adder
Integer Control
Coprocessor 0
DVA
System/Memory
Control
IVA
Data TLB Virtual
IntIBus
Address Buffer
Instruction Tag A
ITLB Physical
Instruction Set B
FP Instruction Register
Floating-point
MAdd, Add, Sub,Cvt
Div, SqRt
Shifter/Store Aligner
Logic Unit
ABus
PC Incrementer
Branch Adder
Instruction TLB Virtual
Integer Multiply, Divide
Program Counter
eroflex Circuit Technology – RISC TurboEngines For The Future © SCD5260 REV A 3/29/99
DESCRIPTION:
The ACT5260 is a highly integrated superscalar
microprocessor that implements a superset of the
MIPS IV Instruction Set Architecture(ISA). It has a
high performance 64-bit integer unit, a high
throughput, fully pipelined 64-bit floating point unit,
an operating system friendly memory management
unit with a 48-entry fully associative TLB, a 16 KByte
2-way set associative instruction cache, a 16 KByte
2-way set associative data cache, and a
high-performance 64-bit system interface. The
ACT5260 can issue both an integer and a floating
point instruction in the same cycle.
The ACT5260 is ideally suited for high-end
embedded
control
applications
such
as
internetworking,
high
performance
image
manipulation, high speed printing, and 3-D
visualization.
Integer Unit
Like the R5000, the ACT5260 implements the
MIPS IV Instruction Set Architecture, and is therefore
fully upward compatible with applications that run on
processors implementing the earlier generation
MIPS I-III instruction sets. Additionally, the ACT5260
includes two implementation specific instructions not
found in the baseline MIPS IV ISA but that are useful
in the embedded market place. Described in detail in
the QED RM5260 datasheet, these instructions are
integer multiply-accumulate and 3-operand integer
multiply.
The ACT5260 integer unit includes thirty-two
general purpose 64-bit registers, a load/store
architecture with single cycle ALU operations (add,
sub, logical, shift) and an autonomous multiply/divide
unit. Additional register resources include: the HI/LO
result registers for the two-operand integer multiply/
divide operations, and the program counter(PC).
HARDWARE OVERVIEW
The ACT5260 offers a high-level of integration
targeted
at
high-performance
embedded
applications. Some of the key elements of the
ACT5260 are briefly described below.
Register File
The ACT5260 has thirty-two general purpose
registers with register location 0 hard wired to zero.
These registers are used for scalar integer
operations and address calculation. The register file
has two read ports and one write port and is fully
bypassed to minimize operation latency in the
pipeline.
Superscalar Dispatch
The ACT5260 has an efficient asymmetric
superscalar dispatch unit which allows it to issue an
integer instruction and a floating-point computation
instruction simultaneously. With respect to
superscalar issue, integer instructions include alu,
branch, load/store, and floating-point load/store,
while floating-point computation instructions include
floating-point add, subtract, combined multiply-add,
converts, etc. In combination with its high throughput
fully pipelined floating-point execution unit, the
superscalar capability of the ACT5260 provides
unparalleled price/performance in computationally
intensive embedded applications.
ALU
The ACT5260 ALU consists of the integer adder/
subtractor, the logic unit, and the shifter. The adder
performs address calculations in addition to
arithmetic operations, the logic unit performs all
logical and zero shift data moves, and the shifter
performs shifts and store alignment operations. Each
of these units is optimized to perform all operations in
a single processor cycle
CPU Registers
Like all MIPS ISA processors, the ACT5260 CPU
has a simple, clean user visible state consisting of 32
general purpose registers, two special purpose
registers for integer multiplication and division, a
program counter, and no condition code bits.
For additional Detail Information regarding the
operation of the Quantum Effect Design (QED)
RISCMark
RM5260
,
64-Bit
Superscalar
Microprocessor see the latest QED datasheet
(Revision 1.1 July 1998).
Pipeline
For integer operations, loads, stores, and other
non-floating-point operations, the ACT5260 uses the
simple 5-stage pipeline also found in the circuits
R4600, R4700, and R5000. In addition to this
standard pipeline, the ACT5260 uses an extended
seven stage pipeline for floating-point operations.
Like the R5000, the ACT5260 does virtual to physical
translation in parallel with cache access.
Aeroflex Circuit Technology
2
SCD5260 REV A 3/29/99 Plainview NY (516) 694-6700
Absolute Maximum Ratings
1
Symbol
V
TERM
Tc
T
BIAS
T
STG
I
IN
I
OUT
Rating
Terminal Voltage with respect to GND
Operating Temperature
Case Temperature under Bias
Storage Temperature
DC Input Current
DC Output Current
Range
-0.5
2
to 4.6
-55 to +125
-55 to +125
-55 to +125
20
3
50
Units
V
°C
°C
°C
mA
mA
Notes:
1. Stresses above those listed under "AbsoluteMaximums Rating" may cause permanent damage to the device. This is a stress rating only and functional operation
of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating
conditions for extended periods may affect device reliability.
2. V
IN
minimum = -2.0V for pulse width less than 15nS. V
IN
maximum should not exceed +5.5 Volts.
3. When V
IN
< 0V or V
IN
> Vcc.
4. No more than one output should be shorted at one time. Duration of the short should not exceed more than 30 second.
Recommended Operating Conditions
Symbol
V
CC
V
IH
V
IL
T
C
Parameter
Power Supply Voltage
Input High Voltage
Input Low Voltage
Operating Temperature Case
For 133MHz Parts only
Minimum
+3.135
0.7V
CC
-0.5
-55
-40
Maximum
+3.465
V
CC
+ 0.5
0.2V
CC
+125
+125
Units
V
V
V
°C
°C
DC Characteristics
(V
CC
= 3.3V ±5%; 133MHz parts: Tc =-40°C to +125°C, All other parts Tc =-55°C to +125°C)
Parameter
Output Low Voltage
Output High Voltage
Output Low Voltage
Output High Voltage
Input High Voltage
Input Low Voltage
Input Current
Input Current
Input Current
Input Capacitance
Output Capacitance
Sym
V
OL1
V
OH1
V
OL2
V
OH2
V
IH
V
IL
I
IN1
I
IN2
I
IN3
C
IN
C
OUT
V
IN
= 0V
V
IN
= V
CC
V
IN
= 5.5V
I
OL
= 20 µA
I
OL
= 20 µA
I
OL
= 4 mA
I
OL
= 4 mA
Conditions
100 / 133 / 150MHz
Min
-
Vcc - 0.1
-
2.4
0.7V
CC
-0.5
-20
-20
-250
-
-
Max
0.1
-
0.4
-
V
CC
+ 0.5
0.2V
CC
+20
+20
+250
10
10
Units
V
V
V
V
V
V
µA
µA
µA
pF
pF
Aeroflex Circuit Technology
3
SCD5260 REV A 3/29/99 Plainview NY (516) 694-6700
Power Consumption
Parameter
Active Operating
Supply Current
Symbol
I
CC1
I
CC2
I
CC3
Standby Current
I
SB1
I
SB1
Conditions
C
L
= 0pF,
No SysAD activity
C
L
= 50pF, R4000 write
protocol without FPU operation
C
L
= 50pF, write re-issue or
pipelined writes
C
L
= 0pF
C
L
= 50pF
100MHz, 3.3V 133MHz, 3.3V 150MHz, 3.3V
Typ
5
800
1000
1100
75
75
Max
1550
1750
2000
150
150
Typ
5
800
1000
1100
75
75
Max
1550
1750
2000
150
150
Typ
5
1000
1150
1250
100
100
Max
1750
1950
2250
175
175
Units
mA
mA
mA
mA
mA
Notes:
5. Typical integer instruction mix and cache miss rates.
AC Characteristics
(V
CC
= 3.3V ±5%; 133MHz parts: Tc =-40°C to +125°C, All other parts Tc =-55°C to +125°C)
Capacitive Load Deration
100 / 133 / 150MHz
Symbol
C
LD
Load Derate
Parameter
Minimum
-
Maximum
2
ns/25pF
Units
Clock Parameters
100/133/150MHz
Parameter
SysClock High
SysClock Low
SysClock Frequency
6
SysClock Period
Clock Jitter for SysClock
SysClock Rise Time
SysClock Fall Time
ModeClock Period
JTAG Clock Period
t
SCP
t
JitterIn
t
SCRise
t
SCFall
t
ModeCKP
t
JTAGCKP
Symbol
t
SCHigh
t
SCLow
Transition < 5ns
Transition < 5ns
Test Conditions
Min
4
4
33
-
-
-
-
-
-
Max
-
-
75
30
±250
5
5
256*t
SCP
4*t
SCP
ns
ns
MHz
ns
ps
ns
ns
ns
ns
Units
Notes:
6. Operation of the ACT5260 is only guaranteed with the Phase Loop enabled.
Aeroflex Circuit Technology
4
SCD5260 REV A 3/29/99 Plainview NY (516) 694-6700
System Interface Parameters
7
100MHz
Parameter
Data Output
8
t
DO
mode
14...13
= 00
mode
14...13
= 01 (slowest)
Data Setup
Data Hold
t
DS
t
DH
t
RISE
= 5ns
t
FALL
= 5ns
Symbol
Test Conditions
Min
mode
14...13
= 10 (fastest)
mode
14...13
= 11
1.0
1.0
1.0
1.0
5.0
2.0
Max
7.0
7.5
8.0
8.5
-
-
Min
1.0
1.0
1.0
1.0
5.0
2.0
Max
7.0
7.5
8.0
8.5
-
-
Min
1.0
1.0
1.0
1.0
5.0
2.0
Max
7.0
7.5
8.0
8.5
-
-
ns
ns
ns
ns
ns
ns
133MHz
150MHz
Units
Notes: -
7. Timmings are are measured from from 1.5V of the clock to 1.5V of the signal.
8. Capacitive load for all output timing is 50pF.
Boot Time Interface Parameters
100/133/150MHz
Parameter
Mode Data Setup
Mode Data Hold
Symbol
t
DS
t
DH
Test Conditions
Min
4
0
Max
-
-
SysClock cycles
SysClock cycles
Units
Aeroflex Circuit Technology
5
SCD5260 REV A 3/29/99 Plainview NY (516) 694-6700
查看更多>
【CN0049】双中频增益模块ADL5534与高速ADC AD9640的接口
电路功能与优势 本电路利用中频放大器ADL5534,为14位、150 MSPS双通道A...
EEWORLD社区 ADI参考电路
蜂鸣器一直在叫,不受程序控制
代码如下: #include reg52.h #define uchar unsigned cha...
d_zzn0470 51单片机
虚拟设备:验证接口功能,助力开发调试
无线通讯协议是智能产品互联 的关键技术,是连接设备、实现信息传输的通道。目前,机智云支持Wi...
机智智 单片机
launchpad的energia编译器编译不行如何解决!!!
按照官网上的说的方法安装按Energia,但是连空文件都变不了,出现错误提示error #34。 s...
冰莫 微控制器 MCU
DC/DC转换器的高密度印刷电路板(PCB)布局,第2部分
转自:deyisupport 正如笔者在第1部分中所提,专用于电源管理的印刷电路板(PCB)面积...
okhxyyo 模拟与混合信号
热门器件
热门资源推荐
器件捷径:
L0 L1 L2 L3 L4 L5 L6 L7 L8 L9 LA LB LC LD LE LF LG LH LI LJ LK LL LM LN LO LP LQ LR LS LT LU LV LW LX LY LZ M0 M1 M2 M3 M4 M5 M6 M7 M8 M9 MA MB MC MD ME MF MG MH MI MJ MK ML MM MN MO MP MQ MR MS MT MU MV MW MX MY MZ N0 N1 N2 N3 N4 N5 N6 N7 N8 NA NB NC ND NE NF NG NH NI NJ NK NL NM NN NO NP NQ NR NS NT NU NV NX NZ O0 O1 O2 O3 OA OB OC OD OE OF OG OH OI OJ OK OL OM ON OP OQ OR OS OT OV OX OY OZ P0 P1 P2 P3 P4 P5 P6 P7 P8 P9 PA PB PC PD PE PF PG PH PI PJ PK PL PM PN PO PP PQ PR PS PT PU PV PW PX PY PZ Q1 Q2 Q3 Q4 Q5 Q6 Q8 Q9 QA QB QC QE QF QG QH QK QL QM QP QR QS QT QV QW QX QY R0 R1 R2 R3 R4 R5 R6 R7 R8 R9 RA RB RC RD RE RF RG RH RI RJ RK RL RM RN RO RP RQ RR RS RT RU RV RW RX RY RZ
需要登录后才可以下载。
登录取消