首页 > 器件类别 > 无线/射频/通信 > 电信电路

ACT15530LC

Manchester Encoder/Decoder, CMOS, CQCC28, CERAMIC, LCC-28

器件类别:无线/射频/通信    电信电路   

厂商名称:Cobham Semiconductor Solutions

下载文档
器件参数
参数名称
属性值
厂商名称
Cobham Semiconductor Solutions
零件包装代码
QLCC
包装说明
QCCN,
针数
28
Reach Compliance Code
unknown
JESD-30 代码
S-CQCC-N28
长度
11.43 mm
功能数量
1
端子数量
28
最高工作温度
70 °C
最低工作温度
封装主体材料
CERAMIC, METAL-SEALED COFIRED
封装代码
QCCN
封装形状
SQUARE
封装形式
CHIP CARRIER
认证状态
Not Qualified
座面最大高度
2.286 mm
标称供电电压
5 V
表面贴装
YES
技术
CMOS
电信集成电路类型
MANCHESTER ENCODER/DECODER
温度等级
COMMERCIAL
端子形式
NO LEAD
端子节距
1.27 mm
端子位置
QUAD
宽度
11.43 mm
文档预览
Standard Products
ACT15530 CMOS Manchester Encoder / Decoder
www.aeroflex.com/Avionics
May 16, 2005
FEATURES
MIL-STD-1553 Compatible
1.25 Megabit/sec Maximum Data Rate
Sync Identification and Lock-in
Clock Recovery
Manchester II Encode / Decode
Separate Encoder and Decoder Sections
Low Operating Power
Monolithic – Single Chip Construction
Valid Word
Encoder Shift Clock
Take Data
Serial Data Out
Decoder Clock
Bipolar Zero In
Bipolar One In
Unipolar Data In
Decoder Shift Clock
Command/Data Sync
Decoder Reset
V
SS
1
2
3
4
5
6
7
8
9
10
11
12
24
23
22
21
20
19
18
17
16
15
14
13
V
DD
Encoder Clock
Send Clock In
Send Data
Sync Select
Encoder Enable
Serial Data In
Bipolar One Out
Output Inhibit
Bipolar Zero Out
÷
6 Out
Master Reset
(24-Pin DIP/Flat Package – See Figure 18 for LCC Pkg)
Figure 1: Pin Assignments
Several Package and Quality Options (Consult Factory for Details)
Direct Replacement for the Obsolete Harris HD15530-9/-2/8 and GEC Plessey
Marconi MAS15530 / CT15530 parts
Military Temperatue Range -55°C to +125°C
Designed for Commercial, Industrial and Aerospace Applications
Aeroflex-Plainview is a Class H & K MIL-PRF-38534 Manufacturer
DESCRIPTION
The Aeroflex-Plainview ACT15530 is a high performance CMOS integrated circuit used to implement
MIL-STD-1553 and similar Manchester II encoded, time division multiplexed, serial data protocols. The device is
divided into two independent sections, encoder and decoder, with a common master reset. The function of the
encoder section is to produce the sync pulse and parity bit, and encode the data bits. The decoder section recognizes
the sync pulse, decodes the data bits and checks for parity.
The ACT15530 is fully guaranteed to support the 1 MHz data rate of MIL-STD-1553 over the full temperature and
supply voltage ranges. The device interfaces with CMOS, TTL or N-Channel support circuitry and operates from a
standard 5 volt supply. The circuit can also be used in many party line digital data communications applications
where high reliability command and control signals are required. Using Aeroflex transceivers products (4400 Series)
the Bit Error Rates (BER) and Word Error Rates (WER) of MIL-STD-1553 can be achieved (Refer to
MIL-STD-1553 Multiplex Applications Handbook "MIL-HDBK-1553").
SCD15530 Rev D
12
13
22
14
Vss
Master Reset
Send Clock In
V
DD
Output Inhibit
24
16
÷
6 Out
÷2
÷6
Character
Former
17
15
Bipolar One Out
Bipolar Zero Out
23
Encoder
Clock
Bit
Counter
21
Send
Data
2
18
19
20
Sync
Select
Send
Data In
Encoder
Enable
Encoder
Shift
Clock
Note: All Pin designations are for 24-Pin DIP & Flatpak
Figure 2: Encoder Block Diagram
Unipolar Data In
Bipolar One In
Bipolar Zero In
8
7
6
Transition
Finder
Character
Identifier
3
10
4
Take Data
Command / Data Sync
Serial Data Out
Decoder Clock
5
Synchronizer
Bit Rate
Clock
Parity
Check
1
Valid Word
Master Reset
13
9
Decoder Shift Clock
Decoder Reset
11
Bit Counter
Note: All Pin designations are for 24-Pin DIP & Flatpak
Figure 3: Decoder Block Diagram
SCD15530 Rev D
2
PIN DESIGNATIONS
Pin
1
2
3
4
5
6
7
8
9
10
Input
Output
Enc
Dec
Function
Valid word
Encoder Shift Clock
Comment
A 'high' signals the receipt of a valid word
Shifts data into the encoder on a 'low' to 'high' transition
'high' during data reception after the sync pulse is identified
NRZ output of received data
Clock for the transition finder and synchronizer which
generates the clock for the rest of the decoder
Should be 'high' when the bus is in a negative state. Must
be tied 'high' when the unipolar input is used
Should be 'high' when the bus is in a positive state. Must be
tied 'low' when the unipolar input is used
Input for unipolar data to the transition finder. Must be tied
'low' when not used
Provides the DECODER CLOCK divided by 12,
synchronized by the recovered serial data
This output indicates the type of synchronizing character
received as follows: If a data synchronizing character was
received, this pin is low while the data is decoded. If a
command synchronizing character was received, this pin is
high during data decoding
A 'high' during a DECODER SHIFT CLOCK rising edge
resets the bit counter
Ground
A 'high" clears the counters in both sections
Provides the ENCODER CLOCK divided by 6
Provides an active 'low' output to the zero or negative sense
of a bipolar line driver
A 'low' inhibits the BIPOLAR ZERO OUT and BIPOLAR
ONE OUT by forcing them to inactive, 'high', states
Provides an active 'low' output to the one or positive sense
of a bipolar line driver
Receives serial data at the rate of the ENCODER SHIFT
CLOCK
A 'high' starts the encode cycle provided that the previous
cycle is complete
A 'high' selects the command sync and a 'low' selects the
data sync
Provides an active 'high' to enable the external serial data
source
Clock input at 2 times the data rate
Input to the divide by 6 circuit
Positive Supply
Take Data
Serial Data Out
Decoder clock
Bipolar Zero In
Bipolar One In
Unipolar Data In
Decoder Shift Clock
Command/Data Sync
11
12
13
14
15
16
17
18
19
20
21
22
23
24
Decoder Reset
V
SS
Master Reset
÷
6 Out
Bipolar Zero Out
Output Inhibit
Bipolar One Out
Serial Data In
Encoder Enable
Sync Select
Send Data
Send Clock In
Encoder Clock
V
DD
Figure 4: Pin Designations (24-Pin Dip/Flat Pack)
SCD15530 Rev D
3
PERFORMANCE CHARACTERISTICS AND RATINGS
Absolute Maximum Ratings
Parameter
V
DD
Input Voltage
Operating Temperature
Storage Temperature
Min
3
V
SS
- 0.3
-55
-65
Max
7
V
DD
+ 0.3V
+125
+150
Units
V
V
°C
°C
Figure 5: Absolute Maximum Ratings
DC Characteristics *
Sym
V
IH
V
IL
V
IHC
V
ILC
I
IL
V
OH
V
OL
I
DDSB
I
DDOP
C
IN
C
OUT
Parameter
Logic "1" Input Voltage
Logic "0" Input Voltage
Logic "1" Input Voltage (Clock)
Logic "0" Input Voltage (Clock)
Input Leakage Current
Logic "1" Output Voltage
Logic "0" Output Voltage
Standby Supply Current
Operating Supply Current
Input Capacitance
Output Capacitance
Min
70%V
DD
-
V
DD
- 0.5V
-
-1.0
2.4
-
-
-
-
-
-
-
0.5
8.0
5.0
8.0
Typ
-
-
-
-
Max
-
30%V
DD
-
V
SS
+ 0.5V
+1.0
-
0.4
2.0
10.0
7.0
10.0
Units
V
V
V
V
µA
V
V
mA
mA
pF
pF
0V < V
IN
< V
DD
I
OH
= -3 mA
I
OL
= 1.8 mA
Output Open
V
IN
= V
DD
= 5.5V
V
DD
= 5.5V,
f = 1MHz
Test Conditions
* V
DD
= 5V ±10%, over full operating temperature range.
Figure 6: DC Characteristics
SCD15530 Rev D
4
AC Characteristics
Limits
Sym
f
EC
f
ESC
t
ECR
t
ECF
f
ED
t
MR
t
E
1
t
E
2
t
E
3
t
E
4
t
E
5
t
E
6
t
E
7
t
E
8
t
E
9
Parameter
Min
Encoder clock frequency
Send clock frequency
Encoder clock rise time
Encoder clock fall time
Data rate
Master reset pulse width
Shift clock delay
Serial data setup time
Serial data hold time
Enable setup time
Enable pulse width
Sync setup time
Sync pulse width
Send data delay
Bipolar output delay
0
0
-
-
0
150
-
75
75
90
100
55
150
0
-
Max
15
2.5
8
8
1.25
-
125
-
-
-
-
-
-
50
130
Units
MHz
MHz
ns
ns
MHz
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
Figure 7: Encoder Electrical
Characteristics
Notes:
1. V
DD
= 5V ±10%, over full operating temperature range.
2. C
L
=50pF.
Limits
Sym
f
DC
t
DCR
t
DCF
f
DD
t
DR
t
DRS
t
MR
t
D
1
t
D
2
t
D
3
t
D
4
t
D
5
t
D
6
t
D
7
t
D
8
t
D
9
t
D
10
t
D
11
Parameter
Min
Decoder clock frequency
Decoder clock rise time
Decoder clock fall time
Data rate
Decoder reset pulse width
Decoder reset setup time
Master reset pulse width
Bipolar data pulse width
Sync transition span
One-Zero overlap
Short data transition span
Long data transition span
Sync delay (on)
Take data delay (on)
Serial data out delay
Sync delay (off)
Take data delay (off)
Valid word delay
0
-
-
0
150
75
150
t
DC
+ 10
-
-
-
-
-20
0
-
0
0
0
Typ
-
-
-
-
-
-
-
-
18t
DC
-
6t
DC
12t
DC
-
-
-
-
-
-
Max
15
8
8
1.25
-
-
-
-
-
t
DC
- 10
-
-
110
110
80
110
110
110
Units
MHz
MHz
ns
MHz
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
Figure 8: Decoder
Electrical Characteristics
Notes:
1. V
DD
= 5V ±10%, over full operating temperature range.
2. C
L
=50pF.
3. t
DC
= Decoder clock period = 1/f
DC
SCD15530 Rev D
5
查看更多>
手机内置天线环境设计
与大家分享了. 更多的资料请与这里下载: http://www.rdeasy.cn/discuss/...
rdeasy RF/无线
【200分】中断驱动+应用层同步响应的问题咨询
问题描述: 1.一个流式驱动,工作流程是硬件触发一个中断,系统采集到数据信息后通过xxx_READ将...
duibuqi 嵌入式系统
LM324 为甚么波形失真?
如图所示,输入信号放大2倍后,底部失真,但是底部并没有到达0V 运放实验的是LM324,正向两倍放...
放开那个鸡腿 模拟电子
QORVO通过10W Ka波段GaN放大器打破功率屏障
移动应用、基础设施与国防应用中核心技术与 RF 解决方案的领先供应商 Qorvo, Inc....
Jacktang RF/无线
msp430的中断优先级和中断嵌套(及容易理解错误的说明)
MSP430的中断优先级按所在的向量的大小排列,中断向量地址越高优先级就越大,但是默认的MSP430...
Aguilera 微控制器 MCU
lpc1114的定时器问题
我用lpc1114 定时器32 计数,想随时读取当前计数值,各位大大,是读取哪个寄存器看吧!我试了...
xslyk NXP MCU
热门器件
热门资源推荐
器件捷径:
A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 AA AB AC AD AE AF AG AH AI AJ AK AL AM AN AO AP AQ AR AS AT AU AV AW AX AY AZ B0 B1 B2 B3 B4 B5 B6 B7 B8 B9 BA BB BC BD BE BF BG BH BI BJ BK BL BM BN BO BP BQ BR BS BT BU BV BW BX BY BZ C0 C1 C2 C3 C4 C5 C6 C7 C8 C9 CA CB CC CD CE CF CG CH CI CJ CK CL CM CN CO CP CQ CR CS CT CU CV CW CX CY CZ D0 D1 D2 D3 D4 D5 D6 D7 D8 D9 DA DB DC DD DE DF DG DH DI DJ DK DL DM DN DO DP DQ DR DS DT DU DV DW DX DZ
需要登录后才可以下载。
登录取消