首页 > 器件类别 > 半导体 > 电源管理

ACT8892Q4I134-T

IC REG BUCK LDO 32TQFN

器件类别:半导体    电源管理   

厂商名称:Active-Semi

厂商官网:http://www.active-semi.com/

器件标准:

下载文档
ACT8892Q4I134-T 在线购买

供应商:

器件:ACT8892Q4I134-T

价格:-

最低购买:-

库存:点击查看

点击购买

器件参数
参数名称
属性值
应用
手持/移动设备
电流 - 电源
65µA
电压 - 电源
2.7 V ~ 5.5 V
工作温度
-40°C ~ 85°C
安装类型
表面贴装
封装/外壳
32-WFQFN 裸露焊盘
供应商器件封装
32-TQFN(4x4)
文档预览
ACT8892
Rev 3, 28-June-17
Advanced Power Management Unit
FEATURES
Three Step-Down DC/DC Converters
Four Low-Dropout Linear Regulators
I
2
C
TM
Serial Interface
Advanced Enable/Disable Sequencing Controller
Minimal External Components
Tiny 4×4mm TQFN44-32 Package
0.75mm Package Height
Pb-Free and RoHS Compliant
GENERAL DESCRIPTION
The ACT8892 is a complete, cost effective, highly-
efficient
ActivePMU
TM
power management solution
that is ideal for a wide range of high performance
portable handheld applications such as tablet or pad
devices.
This device features three step-down DC/DC
converters and four low-noise, low-dropout linear
regulators.
The three DC/DC converters utilize a high-
efficiency, fixed-frequency (2MHz), current-mode
PWM control architecture that requires a minimum
number of external components. Two DC/DCs are
capable of supplying up to 1150mA of output
current, while the third supports up to 1300mA. All
four low-dropout linear regulators are high-
performance, low-noise, regulators that supply up to
320mA.
The ACT8892 is available in a compact, Pb-Free
and RoHS-compliant TQFN44-32 package.
TYPICAL APPLICATION DIAGRAM
Battery
REG1
Step-Down
DC/DC
nPBIN
PWRHLD
PWREN
VSEL
nPBSTAT
SCL
SDA
nIRQ
nRSTO
REG2
Step-Down
DC/DC
System
Control
REG3
Step-Down
DC/DC
REG4
LDO
REG5
LDO
REG6
LDO
VSYS
OUT1
0.6V to 3.9V
Up to 1150mA
OUT2
0.6V to 3.9V
Up to 1150mA
OUT3
0.6V to 3.9V
Up to 1300mA
OUT4
0.6V to 3.9V
Up to 320mA
OUT5
0.6V to 3.9V
Up to 320mA
OUT6
0.6V to 3.9V
Up to 320mA
OUT7
0.6V to 3.9V
Up to 320mA
www.active-semi.com
Copyright © 2015-2017 Active-Semi, Inc.
ACT8892
REG7
LDO
Innovative Power
TM
ActivePMU
TM
is a trademark of Active-Semi.
I
2
C
TM
is a trademark of NXP.
-1-
ACT8892
Rev 2, 01-Jul-15
TABLE OF CONTENTS
General Information ..................................................................................................................................... p. 01
Functional Block Diagram ............................................................................................................................ p. 03
Ordering Information .................................................................................................................................... p. 04
Pin Configuration ......................................................................................................................................... p. 04
Pin Descriptions ........................................................................................................................................... p. 05
Absolute Maximum Ratings ......................................................................................................................... p. 07
I
2
C Interface Electrical Characteristics ........................................................................................................ p. 08
Global Register Map .................................................................................................................................... p. 09
Register and Bit Descriptions ...................................................................................................................... p. 10
System Control Electrical Characteristics .................................................................................................... p. 14
Step-Down DC/DC Electrical Characteristics .............................................................................................. p. 15
Low-Noise LDO Electrical Characteristics ................................................................................................... p. 16
Typical Performance Characteristics ........................................................................................................... p. 17
System control information .......................................................................................................................... p. 22
Control Signals ................................................................................................................................. p. 22
Push-Button Control ......................................................................................................................... p. 23
Control Sequences ........................................................................................................................... p. 24
Functional Description ................................................................................................................................. p. 27
I
2
C Interface ..................................................................................................................................... p. 27
Voltage Monitor and Interrupt........................................................................................................... p. 27
Thermal Shutdown ........................................................................................................................... p. 27
Step-Down DC/DC Regulators .................................................................................................................... p. 28
General Description ......................................................................................................................... p. 28
100% Duty Cycle Operation ............................................................................................................. p. 28
Synchronous Rectification ................................................................................................................ p. 28
Soft-Start .......................................................................................................................................... p. 28
Compensation .................................................................................................................................. p. 28
Configuration Options ...................................................................................................................... p. 28
OK[ ] and Output Fault Interrupt ....................................................................................................... p. 29
PCB Layout Considerations ............................................................................................................. p. 29
Low-Noise, Low-Dropout Linear Regulators................................................................................................ p. 30
General Description ......................................................................................................................... p. 30
Output Current Limit ......................................................................................................................... p. 30
Compensation .................................................................................................................................. p. 30
Configuration Options ...................................................................................................................... p. 30
OK[ ] and Output Fault Interrupt ....................................................................................................... p. 30
PCB Layout Considerations ............................................................................................................. p. 31
TQFN44-32 Package Outline and Dimensions ........................................................................................... p. 32
Innovative Power
TM
ActivePMU
TM
is a trademark of Active-Semi.
I
2
C
TM
is a trademark of NXP.
-2-
www.active-semi.com
Copyright © 2015-2017 Active-Semi, Inc.
ACT8892
Rev 2, 01-Jul-15
ORDERING INFORMATION

PART NUMBER
V
OUT1
/V
STBY1
V
OUT2
/V
STBY2
V
OUT3
/V
STBY3
V
OUT4
V
OUT5
V
OUT6
V
OUT7
PACKAGE PINS
3.0V/3.0V 1.2V/0.95V 2.8V 3.3V 3.0V 1.5V TQFN44-32 32
2.5V
3.3V
1.5V 1.2V 1.8V 3.3V TQFN44-32 32
TEMPERATURE
RANGE
-40°C to +85°C
-40°C to +85°C
ACT8892Q4I134-T 1.8V/1.6V
ACT8892Q4I185-T
1.1V
:
All Active-Semi components are RoHS Compliant and with Pb-free plating unless specified differently. The term Pb-free means
semiconductor products that are in compliance with current RoHS (Restriction of Hazardous Substances) standards.
:
Standard product options are identified in this table. Contact factory for custom options, minimum order quantity is 12,000 units.
:
To select V
STBYx
as a output regulation voltage of REGx, drive VSEL to a logic high. The V
STBYx
can be set by software via I
2
C
interface, refer to appropriate sections of this datasheet for V
STBYx
setting.
ACT8892Q4I_ _ _-T
Active-Semi
Product Number
Package Code
Pin Count
Option Code
Tape and Reel
PIN CONFIGURATION
TOP VIEW
REFBP
SW1
SW2
VP1
GP1
GP2
VP2
NC2
OUT1
GA
OUT4
OUT5
INL45
INL67
OUT6
OUT7
OUT2
VDDREF
SDA
SCL
ACT8892
EP
VSEL
OUT3
NC1
PWREN
nIRQ
nPBSTAT
PWRHLD
nRSTO
nPBIN
GP3
SW3
Thin - QFN (TQFN44-32)
Innovative Power
TM
-3-
www.active-semi.com
Copyright © 2015-2017 Active-Semi, Inc.
ActivePMU
TM
is a trademark of Active-Semi.
I
2
C
TM
is a trademark of NXP.
VP3
ACT8892
Rev 2, 01-Jul-15
FUNCTIONAL BLOCK DIAGRAM
VP1
To Battery
ACT8892
REG1
VDDREF
nPBIN
PUSH BUTTON
VIO
SW1
OUT1
OUT1
GP1
VP2
nRSTO
SW2
To Battery
REG2
OUT2
OUT2
GP2
VP3
SW3
VIO
nPBSTAT
VIO
nIRQ
To Battery
REG3
OUT3
OUT3
GP3
System
Control
PWRHLD
PWREN
VSEL
SCL
SDA
VDDREF
To Battery
REFBP
Serial
Interface
INL45
OUT4
To Battery
REG4
LDO
REG5
LDO
OUT4
OUT5
OUT5
INL67
OUT6
OUT6
OUT7
To Battery
Reference
REG6
LDO
REG7
LDO
GA
EP
OUT7
Innovative Power
TM
ActivePMU
TM
is a trademark of Active-Semi.
I
2
C
TM
is a trademark of NXP.
-4-
www.active-semi.com
Copyright © 2015-2017 Active-Semi, Inc.
ACT8892
Rev 2, 01-Jul-15
PIN DESCRIPTIONS
PIN
1
2
3
NAME
OUT1
GA
OUT4
DESCRIPTION
Output Feedback Sense for REG1. Connect this pin directly to the output node to connect the
internal feedback network to the output voltage.
Analog Ground. Connect GA directly to a quiet ground node. Connect GA, GP1,GP2 and GP3
together at a single point as close to the IC as possible.
Output Voltage for REG4. Capable of delivering up to 320mA of output current. Connect a 3.3µF
ceramic capacitor from OUT4 to GA. The output is discharged to GA with 1.5kΩ resistor when
disabled.
Output Voltage for REG5. Capable of delivering up to 320mA of output current. Connect a 3.3µF
ceramic capacitor from OUT5 to GA. The output is discharged to GA with 1.5kΩ resistor when
disabled.
Power Input for REG4 and REG5. Bypass to GA with a high quality ceramic capacitor placed as
close to the IC as possible.
Power Input for REG6 and REG7. Bypass to GA with a high quality ceramic capacitor placed as
close to the IC as possible.
Output Voltage for REG6. Capable of delivering up to 320mA of output current. Connect a 3.3µF
ceramic capacitor from OUT6 to GA. The output is discharged to GA with 1.5kΩ resistor when
disabled.
Output Voltage for REG7. Capable of delivering up to 320mA of output current. Connect a 3.3µF
ceramic capacitor from OUT7 to GA. The output is discharged to GA with 1.5kΩ resistor when
disabled.
Master Enable Input. Drive nPBIN to GA through a 50kΩ resistor to enable the IC, drive nPBIN
directly to GA to assert a manual reset condition. Refer to the
nPBIN Multi-Function Input
section
for more information. nPBIN is internally pulled up to V
VDDREF
through a 35kΩ resistor.
Power Hold Input. Refer to the
Control Sequences
section for more information.
Active Low Reset Output. See the
nRSTO Output
section for more information.
Open-Drain Interrupt Output. nIRQ asserts any time an unmasked fault condition exists or an
interrupt occurs. See the
nIRQ Output
section for more information.
Active-Low Open-Drain Push-Button Status Output. nPBSTAT is asserted low whenever the
nPBIN is pushed, and is high-Z otherwise. See the
nPBSTAT Output
section for more information.
Power Ground for REG3. Connect GA, GP1, GP2, and GP3 together at a single point as close to
the IC as possible.
Switching Node Output for REG3. Connect this pin to the switching end of the inductor.
Power Input for REG3. Bypass to GP3 with a high quality ceramic capacitor placed as close to the
IC as possible.
Power Enable Input. Refer to the
Control Sequences
section for more information.
Not Connected. Not internally connected.
Output Feedback Sense for REG3. Connect this pin directly to the output node to connect the
internal feedback network to the output voltage.
Step-Down DC/DCs Output Voltage Selection. Drive to logic low to select default output voltage.
Drive to logic high to select secondary output voltage. See the
Output Voltage Programming
section for more information.
Clock Input for I
2
C Serial Interface.
Data Input for I
2
C Serial Interface. Data is read on the rising edge of SCL.
4
5
6
7
OUT5
INL45
INL67
OUT6
8
OUT7
9
10
11
12
13
14
15
16
17
18
19
20
nPBIN
PWRHLD
nRSTO
nIRQ
nPBSTAT
GP3
SW3
VP3
PWREN
NC1
OUT3
VSEL
SCL
SDA
21
22
Innovative Power
TM
ActivePMU
TM
is a trademark of Active-Semi.
I
2
C
TM
is a trademark of NXP.
-5-
www.active-semi.com
Copyright © 2015-2017 Active-Semi, Inc.
查看更多>
参数对比
与ACT8892Q4I134-T相近的元器件有:ACT8892Q4I185-T、EA8892Q4I101、EA8892Q4I134。描述及对比如下:
型号 ACT8892Q4I134-T ACT8892Q4I185-T EA8892Q4I101 EA8892Q4I134
描述 IC REG BUCK LDO 32TQFN 3 BUCK 4 LDO EVAL KIT FOR A8892Q4I101-T EVAL KIT FOR A8892Q4I134-T
热门器件
热门资源推荐
器件捷径:
00 01 02 03 04 05 06 07 08 09 0A 0C 0F 0J 0L 0M 0R 0S 0T 0Z 10 11 12 13 14 15 16 17 18 19 1A 1B 1C 1D 1E 1F 1H 1K 1M 1N 1P 1S 1T 1V 1X 1Z 20 21 22 23 24 25 26 27 28 29 2A 2B 2C 2D 2E 2F 2G 2K 2M 2N 2P 2Q 2R 2S 2T 2W 2Z 30 31 32 33 34 35 36 37 38 39 3A 3B 3C 3D 3E 3F 3G 3H 3J 3K 3L 3M 3N 3P 3R 3S 3T 3V 40 41 42 43 44 45 46 47 48 49 4A 4B 4C 4D 4M 4N 4P 4S 4T 50 51 52 53 54 55 56 57 58 59 5A 5B 5C 5E 5G 5H 5K 5M 5N 5P 5S 5T 5V 60 61 62 63 64 65 66 67 68 69 6A 6C 6E 6F 6M 6N 6P 6R 6S 6T 70 71 72 73 74 75 76 77 78 79 7A 7B 7C 7M 7N 7P 7Q 7V 7W 7X 80 81 82 83 84 85 86 87 88 89 8A 8D 8E 8L 8N 8P 8S 8T 8W 8Y 8Z 90 91 92 93 94 95 96 97 98 99 9A 9B 9C 9D 9F 9G 9H 9L 9S 9T 9W
需要登录后才可以下载。
登录取消