Data Sheet
FEATURES
Low Jitter Clock Generator with
14 LVPECL/LVDS/HSTL/29 LVCMOS Outputs
AD9523-1
FUNCTIONAL BLOCK DIAGRAM
OSC_IN, OSC_IN
Output frequency: <1 MHz to 1 GHz
Start-up frequency accuracy: <±100 ppm (determined by
VCXO reference accuracy)
Zero delay operation
Input-to-output edge timing: <150 ps
Dual VCO dividers
14 outputs: configurable LVPECL, LVDS, HSTL, and LVCMOS
14 dedicated output dividers with jitter-free adjustable delay
Adjustable delay: 63 resolution steps of ½ period of VCO
output divider
Output-to-output skew: <50 ps
Duty cycle correction for odd divider settings
Automatic synchronization of all outputs on power-up
Absolute output jitter: <150 fs at 122.88 MHz
Integration range: 12 kHz to 20 MHz
Broadband timing jitter: 124 fs
Digital lock detect
Nonvolatile EEPROM stores configuration settings
SPI- and I²C-compatible serial control port
Dual PLL architecture
PLL1
Low bandwidth for reference input clock cleanup with
external VCXO
Phase detector rate up to 130 MHz
Redundant reference inputs
Automatic and manual reference switchover modes
Revertive and nonrevertive switching
Loss of reference detection with holdover mode
Low noise LVCMOS output from VCXO used for RF/IF
synthesizers
PLL2
Phase detector rate up to 259 MHz
Integrated low noise VCO
AD9523-1
REFA,
REFA
REFB,
REFB
REF_TEST
PLL1
PLL2
DIVIDE-BY-
3, 4, 5
8 OUTPUTS
OUT0,
OUT0
OUT3,
OUT3
OUT10,
OUT10
OUT13,
OUT13
SCLK/SCL
SDIO/SDA
SDO
CONTROL
INTERFACE
(SPI AND I
2
C)
ZERO
DELAY
EEPROM
OUT4,
OUT4
DIVIDE-BY-
3, 4, 5
6 OUTPUTS
OUT9,
OUT9
14-CLOCK
DISTRIBUTION
ZD_IN, ZD_IN
Figure 1.
GENERAL DESCRIPTION
The
AD9523-1
provides a low power, multi-output, clock
distribution function with low jitter performance, along with an
on-chip PLL and VCO with two VCO dividers. The on-chip VCO
tunes from 2.94 GHz to 3.1 GHz.
The
AD9523-1
is designed to support the clock requirements
for long term evolution (LTE) and multicarrier GSM base
station designs. It relies on an external VCXO to provide the
reference jitter cleanup to achieve the restrictive low phase noise
requirements necessary for acceptable data converter SNR
performance.
The input receivers, oscillator, and zero delay receiver provide
both single-ended and differential operation. When connected
to a recovered system reference clock and a VCXO, the device
generates 14 low noise outputs with a range of 1 MHz to 1 GHz,
and one dedicated buffered output from the input PLL (PLL1).
The frequency and phase of one clock output relative to another
clock output can be varied by means of a divider phase select
function that serves as a jitter-free, coarse timing adjustment
in increments that are equal to half the period of the signal
coming out of the VCO.
An in-package EEPROM can be programmed through the serial
interface to store user-defined register settings for power-up
and chip reset.
APPLICATIONS
LTE and multicarrier GSM base stations
Wireless and broadband infrastructure
Medical instrumentation
Clocking high speed ADCs, DACs, DDSs, DDCs, DUCs, MxFEs
Low jitter, low phase noise clock distribution
Clock generation and translation for SONET, 10Ge, 10G FC,
and other 10 Gbps protocols
Forward error correction (G.710)
High performance wireless transceivers
ATE and high performance instrumentation
Rev. C
Document Feedback
One Technology Way, P.O. Box 9106, Norwood, MA 02062-9106, U.S.A.
Tel: 781.329.4700 ©2010–2015 Analog Devices, Inc. All rights reserved.
Technical Support
www.analog.com
Information furnished by Analog Devices is believed to be accurate and reliable. However, no
responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other
rights of third parties that may result from its use. Specifications subject to change without notice. No
license is granted by implication or otherwise under any patent or patent rights of Analog Devices.
Trademarks and registered trademarks are the property of their respective owners.
09278-001
AD9523-1* PRODUCT PAGE QUICK LINKS
Last Content Update: 02/23/2017
COMPARABLE PARTS
View a parametric search of comparable parts.
REFERENCE MATERIALS
Product Selection Guide
•
RF Source Booklet
Technical Articles
•
Dual-Loop Clock Generator Cleans Jitter, Provides
Multiple High-Frequency Outputs
EVALUATION KITS
•
AD-FMCDAQ2-EBZ Evaluation Board
•
AD9523/AD9523-1 Evaluation Board
•
FPGA Mezzanine Card for Wireless Communications
DESIGN RESOURCES
•
AD9523-1 Material Declaration
•
PCN-PDN Information
•
Quality And Reliability
•
Symbols and Footprints
DOCUMENTATION
Application Notes
•
AN-1066: Power Supply Considerations for AD9523,
AD9524, and AD9523-1 Low Noise Clocks
Data Sheet
•
AD9523-1: Low Jitter Clock Generator with14 LVPECL/
LVDS/HSTL/29 LVCMOS Outputs
User Guides
•
UG-182: Evaluation Board User Guide for AD9523-1 Clock
Generator
DISCUSSIONS
View all AD9523-1 EngineerZone Discussions.
SAMPLE AND BUY
Visit the product page to see pricing options.
SOFTWARE AND SYSTEMS REQUIREMENTS
•
AD9523 Low Jitter Clock Generator Linux Driver
TECHNICAL SUPPORT
Submit a technical question or find your regional support
number.
TOOLS AND SIMULATIONS
•
ADIsimCLK Design and Evaluation Software
•
AD9523/AD9523-1 IBIS Model
DOCUMENT FEEDBACK
Submit feedback for this data sheet.
This page is dynamically generated by Analog Devices, Inc., and inserted into this data sheet. A dynamic change to the content on this page will not
trigger a change to either the revision number or the content of the product data sheet. This dynamic page may be frequently modified.
AD9523-1
TABLE OF CONTENTS
Features .............................................................................................. 1
Applications ....................................................................................... 1
Functional Block Diagram .............................................................. 1
General Description ......................................................................... 1
Revision History ............................................................................... 3
Specifications..................................................................................... 4
Conditions ..................................................................................... 4
Supply Current .............................................................................. 4
Power Dissipation ......................................................................... 6
REFA, REFA, REFB, REFB, OSC_IN, OSC_IN, and ZD_IN,
ZD_IN Input Characteristics ...................................................... 7
OSC_CTRL Output Characteristics .......................................... 7
REF_TEST Input Characteristics ............................................... 7
PLL1 Output Characteristics ...................................................... 8
OUT0, OUT0 to OUT13, OUT13 Distribution Output
Characteristics .............................................................................. 8
Timing Alignment Characteristics ............................................ 9
Jitter and Noise Characteristics ................................................ 10
PLL2 Characteristics .................................................................. 10
Logic Input Pins—PD, SYNC, RESET, EEPROM_SEL,
REF_SEL ...................................................................................... 10
Status Output Pins—STATUS1, STATUS0 ............................. 11
Serial Control Port—SPI Mode ................................................ 11
Serial Control Port—I²C Mode ................................................ 12
Absolute Maximum Ratings .......................................................... 13
Thermal Resistance .................................................................... 13
ESD Caution ................................................................................ 13
Pin Configuration and Function Descriptions ........................... 14
Typical Performance Characteristics ........................................... 17
Input/Output Termination Recommendations .......................... 20
Terminology .................................................................................... 21
Data Sheet
Theory of Operation ...................................................................... 22
Detailed Block Diagram ............................................................ 22
Overview ..................................................................................... 22
Component Blocks—Input PLL (PLL1).................................. 23
Component Blocks—Output PLL (PLL2) .............................. 24
Clock Distribution ..................................................................... 26
Zero Delay Operation ................................................................ 28
Lock Detect ................................................................................. 28
Reset Modes ................................................................................ 28
Power-Down Mode .................................................................... 29
Power Supply Sequencing ......................................................... 29
Serial Control Port ......................................................................... 30
SPI/I²C Port Selection................................................................ 30
I²C Serial Port Operation .......................................................... 30
SPI Serial Port Operation .......................................................... 33
SPI Instruction Word (16 Bits) ................................................. 34
SPI MSB/LSB First Transfers .................................................... 34
EEPROM Operations ..................................................................... 37
Writing to the EEPROM ........................................................... 37
Reading from the EEPROM ..................................................... 37
Programming the EEPROM Buffer Segment ......................... 38
Device Initialization Flowcharts ................................................... 40
Power Dissipation and Thermal Considerations ....................... 43
Clock Speed and Driver Mode ................................................. 43
Evaluation of Operating Conditions........................................ 43
Thermally Enhanced Package Mounting Guidelines ............ 44
Control Registers ............................................................................ 45
Control Register Map ................................................................ 45
Control Register Map Bit Descriptions ................................... 50
Outline Dimensions ....................................................................... 63
Ordering Guide .......................................................................... 63
Rev. C | Page 2 of 63
Data Sheet
REVISION HISTORY
9/15—Rev. B to Rev. C
Changes to Features Section ............................................................ 1
Added Junction Temperature, T
J
Parameter, Table 1 ................... 4
Changes to Table 7 ............................................................................ 8
Changes to Table 11 ........................................................................10
Changes to Figure 23 ......................................................................20
Changes to Overview Section ........................................................22
Added OSC_IN Input Section .......................................................23
Changes to PLL1 Loop Filter Section ...........................................23
Changed VCXO to OSC_IN, VCO Calibration Section ............25
Changes to Clock Distribution Synchronization Section ..........27
Changes to Zero Delay Operation Section ..................................28
Added Lock Detect Section and Reset Modes Section ..............28
Added Power-Down Mode Section and Power Supply
Sequencing Section .........................................................................29
Changes to Read Section ................................................................33
Changes to Writing to the EEPROM Section ..............................37
Changes to Reading from the EEPROM Section and
Programming the EEPROM Buffer Segment Section ................38
Added Device Initialization Flowcharts Section, Figure 46, and
Figure 47; Renumbered Sequentially ............................................40
Changes to Power Dissipation and Thermal Considerations
Section and Evaluation of Operating Conditions Section .........43
Changes to Example 2 Section.......................................................44
Changes to Table 39 ........................................................................51
Changes to Table 46 ........................................................................54
Updated Outline Dimensions ........................................................63
AD9523-1
3/11—Rev. A to Rev. B
Added Table Summary, Table 8 ....................................................... 7
Changes to Figure 24 ...................................................................... 21
Changes to EEPROM Operations Section and Writing to the
EEPROM Section ............................................................................ 35
Changes to Addr (Hex) 0x01A, Bits[4:3], Table 30 .................... 40
Changes to Bits[4:3], Table 40 ....................................................... 47
12/10—Rev. 0 to Rev. A
Changes to General Description Section ....................................... 1
Changes to Frequency Range, Table 11 .......................................... 9
Changes to PLL2 General Description Section ........................... 23
Changes to Table 47, Address 0x0F3, Bit 1 .................................. 48
10/10—Revision 0: Initial Version
Rev. C | Page 3 of 63
AD9523-1
SPECIFICATIONS
Data Sheet
f
VCXO
= 122.88 MHz single-ended, REFA and REFB on differential at 30.72 MHz, f
VCO
= 2949.12 MHz, doubler is on, unless otherwise noted.
Typical is given for VDD = 3.3 V ± 5%, and T
A
= 25°C, unless otherwise noted. Minimum and maximum values are given over the full VDD and
T
A
(−40°C to +85°C) variation, as listed in Table 1.
CONDITIONS
Table 1.
Parameter
SUPPLY VOLTAGE
VDD3_PLL, Supply Voltage for PLL1 and PLL2
VDD3_VCO, Supply Voltage for VCO
VDD3_REF, Supply Voltage Clock Output Drivers Reference
VDD3_OUT[x:y],
1
Supply Voltage Clock Output Drivers
VDD1.8_OUT[x:y],
1
Supply Voltage Clock Dividers
AMBIENT TEMPERATURE RANGE, T
A
JUNCTION TEMPERATURE, T
J
1
Min
3.135
3.135
3.135
3.135
1.768
−40
Typ
3.3
3.3
3.3
3.3
1.8
+25
Max
3.465
3.465
3.465
3.465
1.832
+85
+115
Unit
V
V
V
V
V
°C
°C
Test Conditions/Comments
3.3 V ± 5%
3.3 V ± 5%
3.3 V ± 5%
3.3 V ± 5%
1.8 V ± 5%
x and y are the pair of differential outputs that share the same power supply. For example, VDD3_OUT[0:1] is Supply Voltage Clock Output OUT0, OUT0 (Pin 68 and Pin 67,
respectively) and Supply Voltage Clock Output OUT1, OUT1 (Pin 65 and Pin 64, respectively).
SUPPLY CURRENT
Table 2.
Parameter
SUPPLIES OTHER THAN CLOCK OUTPUT DRIVERS
VDD3_PLL, Supply Voltage for PLL1 and PLL2
VDD3_VCO, Supply Voltage for VCO and VCO Divider M1
VDD3_REF, Supply Voltage Clock Output Drivers Reference
VCO Divider M1 Enabled
LVPECL Mode, LVDS Mode
Min
Typ
37
70
Max
41.9
75.8
Unit
mA
mA
Test Conditions/Comments
Decreases by 9 mA typical if REFB is turned off
All outputs use VCO Divider M1
4
5.1
mA
HSTL Mode, CMOS Mode
VCO Divider M2 Enabled
LVPECL Mode, LVDS Mode
3
3.6
mA
Use VCO Divider M1; only one output driver
is turned on; for each additional output that
is turned on, the current increments by 1.2 mA
maximum
Use VCO Divider M1; values are independent
of the number of outputs turned on
Use VCO Divider M2; only one output driver
is turned on; for each additional output that
is turned on, the current increments by 1.2 mA
maximum
Use VCO Divider M2; values are independent
of the number of outputs turned on
Current for each divider: f = 122.88 MHz
Current for each divider: f = 983.04 MHz
Channel x control register, Bit 4 = 0
f = 122.88 MHz
f = 983.04 MHz
f = 122.88 MHz
f = 983.04 MHz
f = 122.88 MHz
f = 983.04 MHz
26
30.1
mA
HSTL Mode, CMOS Mode
VDD1.8_OUT[x:y],
1
Supply Voltage Clock Dividers
VDD1.8_OUT[x:y],
1
Supply Voltage Clock Dividers
CLOCK OUTPUT DRIVERS—LOWER POWER MODE OFF
LVDS Mode, 7 mA
VDD3_OUT[x:y],
1
Supply Voltage Clock Output Drivers
VDD3_OUT[x:y],
1
Supply Voltage Clock Output Drivers
LVDS Mode, 3.5 mA
VDD3_OUT[x:y],
1
Supply Voltage Clock Output Drivers
VDD3_OUT[x:y],
1
Supply Voltage Clock Output Drivers
LVPECL Mode
VDD3_OUT[x:y],
1
Supply Voltage Clock Output Drivers
VDD3_OUT[x:y],
1
Supply Voltage Clock Output Drivers
24.5
3.2
6.4
28.6
5.8
12
mA
mA
mA
11.5
40
6.5
23
13
41
13.2
45
7.5
26.3
14.4
46.5
mA
mA
mA
mA
mA
mA
Rev. C | Page 4 of 63
