Am29F400B
Data Sheet
Am29F400B Cover Sheet
The following document contains information on Spansion memory products.
Continuity of Specifications
There is no change to this data sheet as a result of offering the device as a Spansion product. Any changes that have been
made are the result of normal data sheet improvement and are noted in the document revision summary.
For More Information
Please contact your local sales office for additional information about Spansion memory solutions.
Publication Number
21505
Revision
E
Amendment
8
Issue Date
November 11, 2009
D at a
S hee t
This page left intentionally blank.
2
Am29F400B
21505_E8 November 11, 2009
DATA SHEET
Am29F400B
4 Megabit (512 K x 8-Bit/256 K x 16-Bit)
CMOS 5.0 Volt-only Boot Sector Flash Memory
DISTINCTIVE CHARACTERISTICS
■
Single power supply operation
— 5.0 volt-only operation for read, erase, and
program operations
— Minimizes system level requirements
■
Manufactured on 0.32 µm process technology
— Compatible with 0.5 µm Am29F400 device
■
High performance
— Access times as fast as 45 ns
■
Low power consumption (typical values at
5 MHz)
— 1 µA standby mode current
— 20 mA read current (byte mode)
— 28 mA read current (word mode)
— 30 mA program/erase current
■
Flexible sector architecture
— One 16 Kbyte, two 8 Kbyte, one 32 Kbyte, and
seven 64 Kbyte sectors (byte mode)
— One 8 Kword, two 4 Kword, one 16 Kword, and
seven 32 Kword sectors (word mode)
— Supports full chip erase
— Sector Protection features:
A hardware method of locking a sector to
prevent any program or erase operations within
that sector
Sectors can be locked via programming
equipment
Temporary Sector Unprotect feature allows code
changes in previously locked sectors
■
Top or bottom boot block configurations available
■
Embedded Algorithms
— Embedded Erase algorithm automatically
preprograms and erases the entire chip or any
combination of designated sectors
— Embedded Program algorithm automatically
writes and verifies data at specified addresses
■
Minimum 1,000,000 program/erase cycles per
sector guaranteed
■
20-year data retention at 125° C
— Reliable operation for the life of the system
■
Package option
— 48-pin TSOP
— 44-pin SO
— Known Good Die (KGD)
(see publication number 21258)
■
Compatibility with JEDEC standards
— Pinout and software compatible with single-
power-supply Flash
— Superior inadvertent write protection
■
Data# Polling and toggle bits
— Provides a software method of detecting
program or erase operation completion
■
Ready/Busy# pin (RY/BY#)
— Provides a hardware method of detecting
program or erase cycle completion
■
Erase Suspend/Erase Resume
— Suspends an erase operation to read data from,
or program data to, a sector that is not being
erased, then resumes the erase operation
■
Hardware reset pin (RESET#)
— Hardware method to reset the device to reading
array data
This Data Sheet states AMD’s current technical specifications regarding the Products described herein. This Data
Sheet may be revised by subsequent versions or modifications due to changes in technical specifications.
Publication#
21505
Rev:
E
Amendment:
8
Issue Date:
November 11, 2009
D A T A
S H E E T
GENERAL DESCRIPTION
The Am29F400B is a 4 Mbit, 5.0 volt-only Flash
memory organized as 524,288 bytes or 262,144 words.
The device is offered in 44-pin SO and 48-pin TSOP
packages. The device is also available in Known Good
Die (KGD) form. For more information, refer to publica-
tion number 21258. The word-wide data (x16) appears
on DQ15–DQ0; the byte-wide (x8) data appears on
DQ7–DQ0. This device is designed to be programmed in-
system with the standard system 5.0 volt V
CC
supply. A 12.0
V V
PP
is not required for write or erase operations. The
device can also be programmed in standard EPROM
programmers.
This device is manufactured using AMD’s 0.32 µm
process technology, and offers all the features and ben-
efits of the Am29F400, which was manufactured using
0.5 µm process technology.
The standard device offers access times of 45, 50, 55,
70 and 90 ns, allowing high speed microprocessors to
operate without wait states. To eliminate bus contention
the device has separate chip enable (CE#), write
enable (WE#) and output enable (OE#) controls.
The device requires only a
single 5.0 volt power
supply
for both read and write functions. Internally
generated and regulated voltages are provided for the
program and erase operations.
The device is entirely command set compatible with the
JEDEC single-power-supply Flash standard.
Com-
mands are written to the command register using
standard microprocessor write timings. Register con-
tents serve as input to an internal state-machine that
controls the erase and programming circuitry. Write
cycles also internally latch addresses and data needed
for the programming and erase operations. Reading
data out of the device is similar to reading from other
Flash or EPROM devices.
Device programming occurs by executing the program
command sequence. This initiates the
Embedded
Program
algorithm—an internal algorithm that auto-
matically times the program pulse widths and verifies
proper cell margin.
Device erasure occurs by executing the erase
command sequence. This initiates the
Embedded
Erase
algorithm—an internal algorithm that automatically
preprograms the array (if it is not already programmed)
before executing the erase operation. During erase, the
device automatically times the erase pulse widths and
verifies proper cell margin.
The host system can detect whether a program or
erase operation is complete by observing the RY/BY#
pin, or by reading the DQ7 (Data# Polling) and DQ6/
DQ2 (toggle)
status bits.
After a program or erase
cycle has been completed, the device is ready to read
array data or accept another command.
The
sector erase architecture
allows memory sectors
to be erased and reprogrammed without affecting the
data contents of other sectors. The device is fully
erased when shipped from the factory.
Hardware data protection
measures include a low
V
CC
detector that automatically inhibits write opera-
tions during power transitions. The
hardware sector
protection
feature disables both program and erase
operations in any combination of the sectors of memory.
This can be achieved via programming equipment.
The
Erase Suspend
feature enables the user to put
erase on hold for any period of time to read data from,
or program data to, any sector that is not selected for
erasure. True background erase can thus be achieved.
The
hardware RESET# pin
terminates any operation
in progress and resets the internal state machine to
reading array data. The RESET# pin may be tied to the
system reset circuitry. A system reset would thus also
reset the device, enabling the system microprocessor
to read the boot-up firmware from the Flash memory.
The system can place the device into the
standby
mode.
Power consumption is greatly reduced in this mode.
AMD’s Flash technology combines years of Flash
memory manufacturing experience to produce the
highest levels of quality, reliability and cost effective-
ness. The device electrically erases all bits within a sector
simultaneously via Fowler-Nordheim tunneling. The data is
programmed using hot electron injection.
2
Am29F400B
21505E8 November 11, 2009
D A T A
S H E E T
TABLE OF CONTENTS
Product Selector Guide . . . . . . . . . . . . . . . . . . . . .
Block Diagram . . . . . . . . . . . . . . . . . . . . . . . . . . . .
Connection Diagrams . . . . . . . . . . . . . . . . . . . . . .
Pin Configuration . . . . . . . . . . . . . . . . . . . . . . . . . .
Logic Symbol . . . . . . . . . . . . . . . . . . . . . . . . . . . .
Ordering Information . . . . . . . . . . . . . . . . . . . . . . .
Device Bus Operations . . . . . . . . . . . . . . . . . . . . .
4
4
5
6
6
7
8
DC Characteristics . . . . . . . . . . . . . . . . . . . . . . . . 23
TTL/NMOS Compatible .......................................................... 23
CMOS Compatible .................................................................. 24
Test Conditions. . . . . . . . . . . . . . . . . . . . . . . . . . . 25
Figure 8. Test Setup....................................................................... 25
Table 7. Test Specifications ........................................................... 25
Table 1. Am29F400B Device Bus Operations .................................. 8
Word/Byte Configuration .......................................................... 8
Requirements for Reading Array Data ..................................... 8
Writing Commands/Command Sequences .............................. 8
Program and Erase Operation Status ...................................... 9
Standby Mode .......................................................................... 9
RESET#: Hardware Reset Pin ................................................. 9
Output Disable Mode ................................................................ 9
Table 2. Am29F400BT Top Boot Block Sector Address Table ....... 10
Table 3. Am29F400BB Bottom Boot Block Sector Address Table.. 10
Key to Switching Waveforms. . . . . . . . . . . . . . . . 25
AC Characteristics . . . . . . . . . . . . . . . . . . . . . . . . 26
Read Operations .................................................................... 26
Figure 9. Read Operations Timings ............................................... 26
Hardware Reset (RESET#) .................................................... 27
Figure 10. RESET# Timings .......................................................... 27
Word/Byte Configuration (BYTE#)
...................................... 28
Figure 11. BYTE# Timings for Read Operations............................ 28
Figure 12. BYTE# Timings for Write Operations............................ 28
Erase/Program Operations ..................................................... 29
Figure 13. Program Operation Timings..........................................
Figure 14. Chip/Sector Erase Operation Timings ..........................
Figure 15. Data# Polling Timings (During Embedded Algorithms).
Figure 16. Toggle Bit Timings (During Embedded Algorithms)......
Figure 17. DQ2 vs. DQ6.................................................................
30
31
32
32
33
Autoselect Mode ..................................................................... 10
Table 4. Am29F400B Autoselect Codes (High Voltage Method) .... 11
Sector Protection/Unprotection ............................................... 11
Temporary Sector Unprotect .................................................. 11
Figure 1. Temporary Sector Unprotect Operation........................... 11
Temporary Sector Unprotect .................................................. 33
Figure 18. Temporary Sector Unprotect Timing Diagram .............. 33
Hardware Data Protection ...................................................... 12
Low V
CC
Write Inhibit ...................................................................... 12
Write Pulse “Glitch” Protection........................................................ 12
Logical Inhibit .................................................................................. 12
Power-Up Write Inhibit .................................................................... 12
Alternate CE# Controlled Erase/Program Operations ............ 34
Figure 19. Alternate CE# Controlled Write Operation Timings ...... 35
Command Definitions . . . . . . . . . . . . . . . . . . . . . 13
Reading Array Data ................................................................ 13
Reset Command ..................................................................... 13
Autoselect Command Sequence ............................................ 13
Word/Byte Program Command Sequence ............................. 13
Figure 2. Program Operation .......................................................... 14
Chip Erase Command Sequence ........................................... 14
Sector Erase Command Sequence ........................................ 14
Erase Suspend/Erase Resume Commands ........................... 16
Figure 3. Erase Operation............................................................... 16
Table 5. Am29F400B Command Definitions................................... 17
Write Operation Status . . . . . . . . . . . . . . . . . . . . 18
DQ7: Data# Polling ................................................................. 18
Figure 4. Data# Polling Algorithm ................................................... 18
RY/BY#: Ready/Busy# ........................................................... 19
DQ6: Toggle Bit I .................................................................... 19
DQ2: Toggle Bit II ................................................................... 19
Reading Toggle Bits DQ6/DQ2 .............................................. 19
DQ5: Exceeded Timing Limits ................................................ 20
DQ3: Sector Erase Timer ....................................................... 20
Figure 5. Toggle Bit Algorithm......................................................... 20
Table 6. Write Operation Status...................................................... 21
Absolute Maximum Ratings . . . . . . . . . . . . . . . . 22
Figure 6. Maximum Negative Overshoot Waveform ....................... 22
Figure 7. Maximum Positive Overshoot Waveform......................... 22
Erase and Programming Performance . . . . . . . . 36
Latchup Characteristics . . . . . . . . . . . . . . . . . . . . 36
TSOP and SO Pin Capacitance . . . . . . . . . . . . . . 36
Data Retention. . . . . . . . . . . . . . . . . . . . . . . . . . . . 36
Physical Dimensions . . . . . . . . . . . . . . . . . . . . . . 37
TS 048—48-Pin Standard Thin Small Outline Package ......... 37
SO 044—44-Pin Small Outline Package ................................ 38
Revision Summary . . . . . . . . . . . . . . . . . . . . . . . . 39
Revision A (August 1997) ....................................................... 39
Revision B (October 1997) ..................................................... 39
Revision C (January 1998) ..................................................... 39
Revision C+1 (February 1998) ............................................... 39
Revision C+2 (April 1998) ....................................................... 39
Revision C+3 (June 1998) ...................................................... 39
Revision C+4 (August 1998) ................................................... 40
Revision D (January 1999) ..................................................... 40
Revision D+1 (July 2, 1999) ................................................... 40
Revision E (November 15, 1999) ............................................ 40
Revision E+1 (November 30, 2000) ....................................... 40
Revision E+2 (June 4, 2004) .................................................. 40
Revision E+3 (December 22, 2005) ....................................... 40
Revision E4 (May 18, 2006) ................................................... 40
Revision E5 (November 1, 2006) ............................................ 40
Revision E6 (March 3, 2009) .................................................. 40
Revision E7 (August 3, 2009) ................................................. 40
Revision E8 (November 11, 2009) .......................................... 40
Operating Ranges . . . . . . . . . . . . . . . . . . . . . . . . 22
November 11, 2009 21505E8
Am29F400B
3
DSP 与 ARM 处理器
