首页 > 器件类别 > 存储 > 存储

AM29LV160BB-80FI

1M X 16 FLASH 3V PROM, 70 ns, PDSO48
1M × 16 FLASH 3V 可编程只读存储器, 70 ns, PDSO48

器件类别:存储    存储   

厂商名称:AMD(超微)

厂商官网:http://www.amd.com

下载文档
器件参数
参数名称
属性值
是否Rohs认证
不符合
厂商名称
AMD(超微)
零件包装代码
TSOP1
包装说明
REVERSE, MO-142DD, TSOP-48
针数
48
Reach Compliance Code
unknow
最长访问时间
80 ns
备用内存宽度
8
启动块
BOTTOM
命令用户界面
YES
通用闪存接口
YES
数据轮询
YES
JESD-30 代码
R-PDSO-G48
JESD-609代码
e0
长度
18.4 mm
内存密度
16777216 bi
内存集成电路类型
FLASH
内存宽度
16
功能数量
1
部门数/规模
1,2,1,31
端子数量
48
字数
1048576 words
字数代码
1000000
工作模式
ASYNCHRONOUS
最高工作温度
85 °C
最低工作温度
-40 °C
组织
1MX16
封装主体材料
PLASTIC/EPOXY
封装代码
TSOP1-R
封装等效代码
TSSOP48,.8,20
封装形状
RECTANGULAR
封装形式
SMALL OUTLINE, THIN PROFILE
并行/串行
PARALLEL
电源
3/3.3 V
编程电压
3 V
认证状态
Not Qualified
就绪/忙碌
YES
反向引出线
YES
座面最大高度
1.2 mm
部门规模
16K,8K,32K,64K
最大待机电流
0.000005 A
最大压摆率
0.03 mA
最大供电电压 (Vsup)
3.6 V
最小供电电压 (Vsup)
2.7 V
标称供电电压 (Vsup)
3 V
表面贴装
YES
技术
CMOS
温度等级
INDUSTRIAL
端子面层
Tin/Lead (Sn/Pb)
端子形式
GULL WING
端子节距
0.5 mm
端子位置
DUAL
切换位
YES
类型
NOR TYPE
宽度
12 mm
文档预览
Am29LV160B
Data Sheet
RETIRED
PRODUCT
This product has been retired and is not recommended for designs. For new and current designs,
S29AL016D
supersedes
Am29LV160B
and is the factory-recommended migration path. Please refer to
the
S29AL016D
datasheet for specifications and ordering information. Availability of this document is
retained for reference and historical purposes only.
June 2005
The following document specifies Spansion memory products that are now offered by both Advanced
Micro Devices and Fujitsu. Although the document is marked with the name of the company that
originally developed the specification, these products will be offered to customers of both AMD and
Fujitsu.
Continuity of Specifications
There is no change to this datasheet as a result of offering the device as a Spansion product. Any
changes that have been made are the result of normal datasheet improvement and are noted in the
document revision summary, where supported. Future routine revisions will occur when appro-
priate, and changes will be noted in a revision summary.
For More Information
Please contact your local AMD or Fujitsu sales office for additional information about Spansion
memory solutions.
Publication Number
21358
Revision
H
Amendment
4
Issue Date
June 6, 2005
THIS PAGE LEFT INTENTIONALLY BLANK.
Am29LV160B
16 Megabit (2 M x 8-Bit/1 M x 16-Bit)
CMOS 3.0 Volt-only Boot Sector Flash Memory
This product has been retired and is not recommended for designs. For new and current designs, S29AL016D supersedes Am29LV160B and is the factory-recommended migration path.
Please refer to the S29AL016D datasheet for specifications and ordering information. Availability of this document is retained for reference and historical purposes only.
DISTINCTIVE CHARACTERISTICS
Single power supply operation
— Full voltage range: 2.7 to 3.6 volt read and write
operations for battery-powered applications
— Regulated voltage range: 3.0 to 3.6 volt read and
write operations and for compatibility with high
performance 3.3 volt microprocessors
Manufactured on 0.32 µm process technology
High performance
— Full voltage range: access times as fast as 80 ns
— Regulated voltage range: access times as fast as
70 ns
Ultra low power consumption (typical values at
5 MHz)
— 200 nA Automatic Sleep mode current
— 200 nA standby mode current
— 9 mA read current
— 20 mA program/erase current
Flexible sector architecture
— One 16 Kbyte, two 8 Kbyte, one 32 Kbyte, and
thirty-one 64 Kbyte sectors (byte mode)
— One 8 Kword, two 4 Kword, one 16 Kword, and
thirty-one 32 Kword sectors (word mode)
— Supports full chip erase
— Sector Protection features:
— A hardware method of locking a sector to prevent any
program or erase operations within that sector
— Sectors can be locked in-system or via programming
equipment
Embedded Algorithms
— Embedded Erase algorithm automatically
preprograms and erases the entire chip or any
combination of designated sectors
— Embedded Program algorithm automatically
writes and verifies data at specified addresses
Minimum 1,000,000 write cycle guarantee
per sector
20-year data retention at 125°C
— Reliable operation for the life of the system
Package option
— 48-ball FBGA
— 48-pin TSOP
— 44-pin SO
CFI (Common Flash Interface) compliant
— Provides device-specific information to the
system, allowing host software to easily
reconfigure for different Flash devices
Compatibility with JEDEC standards
— Pinout and software compatible with single-
power supply Flash
— Superior inadvertent write protection
Data# Polling and toggle bits
— Provides a software method of detecting program
or erase operation completion
Ready/Busy# pin (RY/BY#)
— Provides a hardware method of detecting
program or erase cycle completion (not available
on 44-pin SO)
Erase Suspend/Erase Resume
— Suspends an erase operation to read data from,
or program data to, a sector that is not being
erased, then resumes the erase operation
Hardware reset pin (RESET#)
— Hardware method to reset the device to reading
array data
Temporary Sector Unprotect feature allows code
changes in previously locked sectors
Unlock Bypass Program Command
— Reduces overall programming time when issuing
multiple program command sequences
Top or bottom boot block configurations
available
This Data Sheet states AMD’s current technical specifications regarding the Product described herein. This Data
Sheet may be revised by subsequent versions or modifications due to changes in technical specifications.
Publication#
21358
Rev:
H
Amendment/4
Issue Date:
June 6, 2005
GENERAL DESCRIPTION
The Am29LV160B is a 16 Mbit, 3.0 Volt-only Flash memory
organized as 2,097,152 bytes or 1,048,576 words. The de-
vice is offered in 48-ball FBGA, 44-pin SO, and 48-pin
TSOP packages. The word-wide data (x16) appears on
DQ15–DQ0; the byte-wide (x8) data appears on DQ7–
DQ0. This device is designed to be programmed in-system
with the standard system 3.0 volt V
CC
supply. A 12.0 V V
PP
or 5.0 V
CC
are not required for write or erase operations.
The device can also be programmed in standard
EPROM programmers.
The device offers access times of 70, 80, 90, and 120
ns, allowing high speed microprocessors to operate
without wait states. To eliminate bus contention the de-
vice has separate chip enable (CE#), write enable
(WE#) and output enable (OE#) controls.
The device requires only a
single 3.0 volt power sup-
ply
for both read and write functions. Internally
generated and regulated voltages are provided for the
program and erase operations.
The Am29LV160B is entirely command set compatible
with the
JEDEC single-power-supply Flash stan-
dard.
Commands are written to the command register
using standard microprocessor write timings. Register
contents serve as input to an internal state-machine
that controls the erase and programming circuitry.
Write cycles also internally latch addresses and data
needed for the programming and erase operations.
Reading data out of the device is similar to reading
from other Flash or EPROM devices.
Device programming occurs by executing the program
command sequence. This initiates the
Embedded
Program
algorithm—an internal algorithm that auto-
matically times the program pulse widths and verifies
proper cell margin. The
Unlock Bypass
mode facili-
tates faster programming times by requiring only two
write cycles to program data instead of four.
Device erasure occurs by executing the erase com-
mand sequence. This initiates the
Embedded Erase
algorithm—an internal algorithm that automatically
preprograms the array (if it is not already programmed)
before executing the erase operation. During erase,
the device automatically times the erase pulse widths
and verifies proper cell margin.
The host system can detect whether a program or
erase operation is complete by observing the RY/BY#
pin, or by reading the DQ7 (Data# Polling) and DQ6
(toggle)
status bits.
After a program or erase cycle
has been completed, the device is ready to read array
data or accept another command.
The
sector erase architecture
allows memory sec-
tors to be erased and reprogrammed without affecting
the data contents of other sectors. The device is fully
erased when shipped from the factory.
Hardware data protection
measures include a low
V
CC
detector that automatically inhibits write operations
during power transitions. The
hardware sector protec-
tion
feature disables both program and erase
operations in any combination of the sectors of memory.
This can be achieved in-system or via programming
equipment.
The
Erase Suspend/Erase Resume
feature enables
the user to put erase on hold for any period of time to
read data from, or program data to, any sector that is
not selected for erasure. True background erase can
thus be achieved.
The
hardware RESET# pin
terminates any operation
in progress and resets the internal state machine to
reading array data. The RESET# pin may be tied to
the system reset circuitry. A system reset would thus
also reset the device, enabling the system micropro-
cessor to read the boot-up firmware from the Flash
memory.
The device offers two power-saving features. When
addresses have been stable for a specified amount of
time, the device enters the
automatic sleep mode.
The system can also place the device into the
standby mode.
Power consumption is greatly re-
duced in both these modes.
AMD’s Flash technology combines years of Flash mem-
ory manufacturing experience to produce the highest
levels of quality, reliability and cost effectiveness. The
device electrically erases all bits within a sector si-
multaneously via Fowler-Nordheim tunneling. The
data is programmed using hot electron injection.
2
Am29LV160B
TABLE OF CONTENTS
Distinctive Characteristics . . . . . . . . . . . . . . . . . . . 1
General Description . . . . . . . . . . . . . . . . . . . . . . . . 2
Table of Contents . . . . . . . . . . . . . . . . . . . . . . . . . . 3
Product Selector Guide . . . . . . . . . . . . . . . . . . . . . 5
Block Diagram . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 5
Connection Diagrams . . . . . . . . . . . . . . . . . . . . . . . 6
Special Handling Instructions ................................................... 7
Pin Configuration . . . . . . . . . . . . . . . . . . . . . . . . . . 8
Logic Symbol . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 8
Ordering Information . . . . . . . . . . . . . . . . . . . . . . . 9
Standard Products .................................................................... 9
Device Bus Operations . . . . . . . . . . . . . . . . . . . . . 10
Table 1. Am29LV160B Device Bus Operations .............................. 10
Figure 6. Toggle Bit Algorithm........................................................ 28
DQ3: Sector Erase Timer ....................................................... 29
Table 10. Write Operation Status................................................... 29
Absolute Maximum Ratings . . . . . . . . . . . . . . . . 30
Operating Ranges . . . . . . . . . . . . . . . . . . . . . . . . 30
Commercial (C) Devices ......................................................... 30
Industrial (I) Devices ............................................................... 30
Extended (E) Devices ............................................................. 30
V
CC
Supply Voltages .............................................................. 30
DC Characteristics . . . . . . . . . . . . . . . . . . . . . . . . 32
CMOS Compatible .................................................................. 32
Zero Power Flash ................................................................... 33
Figure 9. I
CC1
Current vs. Time (Showing Active and Automatic Sleep
Currents) ........................................................................................ 33
Figure 10. Typical I
CC1
vs. Frequency ........................................... 33
Word/Byte Configuration ........................................................ 10
Requirements for Reading Array Data ................................... 10
Writing Commands/Command Sequences ............................ 10
Program and Erase Operation Status .................................... 11
Standby Mode ........................................................................ 11
Automatic Sleep Mode ........................................................... 11
RESET#: Hardware Reset Pin ............................................... 12
Output Disable Mode .............................................................. 12
Table 2. Sector Address Tables (Am29LV160BT).......................... 13
Table 3. Sector Address Tables (Am29LV160BB).......................... 14
Test Conditions . . . . . . . . . . . . . . . . . . . . . . . . . . 34
Figure 11. Test Setup..................................................................... 34
Table 11. Test Specifications ......................................................... 34
Key to Switching Waveforms . . . . . . . . . . . . . . . 34
Figure 12. Input Waveforms and Measurement Levels ................. 34
AC Characteristics . . . . . . . . . . . . . . . . . . . . . . . . 35
Read Operations .................................................................... 35
Figure 13. Read Operations Timings ............................................. 35
Autoselect Mode ..................................................................... 15
Table 4. Am29LV160B Autoselect Codes (High Voltage Method).. 15
Hardware Reset (RESET#) .................................................... 36
Figure 14. RESET# Timings .......................................................... 36
Sector Protection/Unprotection ............................................... 15
Temporary Sector Unprotect .................................................. 16
Figure 1. Temporary Sector Unprotect Operation........................... 16
In-System Sector Protect/Unprotect Algorithms 17
Word/Byte Configuration (BYTE#) ........................................ 37
Figure 15. BYTE# Timings for Read Operations............................ 37
Figure 16. BYTE# Timings for Write Operations............................ 37
Erase/Program Operations ..................................................... 38
Figure 17. Program Operation Timings..........................................
Figure 18. Chip/Sector Erase Operation Timings ..........................
Figure 19. Data# Polling Timings (During Embedded Algorithms).
Figure 20. Toggle Bit Timings (During Embedded Algorithms)......
Figure 21. DQ2 vs. DQ6 for Erase and Erase
Suspend Operations ......................................................................
39
40
41
41
42
Common Flash Memory Interface (CFI) . . . . . . . 18
Table 5. CFI Query Identification String .......................................... 18
Table 6. System Interface String..................................................... 19
Table 7. Device Geometry Definition .............................................. 19
Table 8. Primary Vendor-Specific Extended Query ........................ 20
Hardware Data Protection ...................................................... 20
Low V
CC
Write Inhibit .............................................................. 20
Write Pulse “Glitch” Protection ............................................... 20
Logical Inhibit .......................................................................... 20
Power-Up Write Inhibit ............................................................ 20
Command Definitions . . . . . . . . . . . . . . . . . . . . . . 21
Reading Array Data ................................................................ 21
Reset Command ..................................................................... 21
Autoselect Command Sequence ............................................ 21
Word/Byte Program Command Sequence ............................. 21
Unlock Bypass Command Sequence ..................................... 22
Figure 3. Program Operation .......................................................... 22
Temporary Sector Unprotect .................................................. 42
Figure 22. Sector Protect/Unprotect Timing Diagram .................... 43
Alternate CE# Controlled Erase/Program Operations ............ 44
Figure 23. Alternate CE# Controlled Write Operation Timings ...... 45
Chip Erase Command Sequence ........................................... 22
Sector Erase Command Sequence ........................................ 23
Erase Suspend/Erase Resume Commands ........................... 23
Figure 4. Erase Operation............................................................... 24
Table 9. Am29LV160B Command Definitions................................. 25
Write Operation Status . . . . . . . . . . . . . . . . . . . . . 26
DQ7: Data# Polling ................................................................. 26
Figure 5. Data# Polling Algorithm ................................................... 26
RY/BY#: Ready/Busy# ........................................................... 27
DQ6: Toggle Bit I .................................................................... 27
DQ2: Toggle Bit II ................................................................... 27
Reading Toggle Bits DQ6/DQ2 .............................................. 27
Erase and Programming Performance . . . . . . . 46
Latchup Characteristics . . . . . . . . . . . . . . . . . . . 46
TSOP and SO Pin Capacitance . . . . . . . . . . . . . . 46
Data Retention . . . . . . . . . . . . . . . . . . . . . . . . . . . 46
Physical Dimensions . . . . . . . . . . . . . . . . . . . . . . 47
TS 048—48-Pin Standard TSOP (measured in millimeters) .. 47
TSR048—48-Pin Reverse TSOP (measured in millimeters) .. 49
FBC048—48-Ball Fine-Pitch Ball Grid Array (FBGA) 8 x 9 mm
(measured in millimeters) ....................................................... 50
SO 044—44-Pin Small Outline Package (measured in millime-
ters) ........................................................................................ 51
Revision Summary . . . . . . . . . . . . . . . . . . . . . . . . 52
Revision F (January 1998) ...................................................... 52
Revision F+1 ........................................................................... 52
Revision F+2 ........................................................................... 52
Revision G (January 1999) ..................................................... 52
Revision G+1 (February 1999) ............................................... 52
Revision H (November 23, 1999) ........................................... 52
Revision H+1 (February 22, 2000) ......................................... 53
Am29LV160B
3
查看更多>
发个贴赚分
0 发个贴赚分 0 ...
xnmilo 嵌入式系统
常见数值类型及表示方法
日常生活中我们经常使用的数是十进制的,如我们拿的3000元工资,市场1.5 元/斤的菜价等.之所...
一世轮回 测试/测量
一种降压与过零检测电路
整体原理图 先说阻容降压部分,R8、C2、D2、D3、ZD1、ZD2构成常见阻容降压电...
木犯001号 电源技术
raw-os release note 更新
raw-os 从来都不更新 release note,大家都不知道软件版本升级到底改动哪些地方,这样...
zm19830216 嵌入式系统
esp32 开发环境之idf,eclipse,vscode极简安装
esp32 开发环境之idf,eclipse,vscode极简安装 经过几天esp32 开...
damiaa 国产芯片交流
一起读《动手学深度学习(PyTorch版)》- 层和块
nn.Sequential是PyTorch中表示一个块的类,维护了一个由Module组成的有序列...
LitchiCheng 测评中心专版
热门器件
热门资源推荐
器件捷径:
S0 S1 S2 S3 S4 S5 S6 S7 S8 S9 SA SB SC SD SE SF SG SH SI SJ SK SL SM SN SO SP SQ SR SS ST SU SV SW SX SY SZ T0 T1 T2 T3 T4 T5 T6 T7 T8 T9 TA TB TC TD TE TF TG TH TI TJ TK TL TM TN TO TP TQ TR TS TT TU TV TW TX TY TZ U0 U1 U2 U3 U4 U6 U7 U8 UA UB UC UD UE UF UG UH UI UJ UK UL UM UN UP UQ UR US UT UU UV UW UX UZ V0 V1 V2 V3 V4 V5 V6 V7 V8 V9 VA VB VC VD VE VF VG VH VI VJ VK VL VM VN VO VP VQ VR VS VT VU VV VW VX VY VZ W0 W1 W2 W3 W4 W5 W6 W7 W8 W9 WA WB WC WD WE WF WG WH WI WJ WK WL WM WN WO WP WR WS WT WU WV WW WY X0 X1 X2 X3 X4 X5 X7 X8 X9 XA XB XC XD XE XF XG XH XK XL XM XN XO XP XQ XR XS XT XU XV XW XX XY XZ Y0 Y1 Y2 Y4 Y5 Y6 Y9 YA YB YC YD YE YF YG YH YK YL YM YN YP YQ YR YS YT YX Z0 Z1 Z2 Z3 Z4 Z5 Z6 Z8 ZA ZB ZC ZD ZE ZF ZG ZH ZJ ZL ZM ZN ZP ZR ZS ZT ZU ZV ZW ZX ZY
需要登录后才可以下载。
登录取消