AMS73CAG01808RA
AMS73CAG01808RA
HIGH PERFORMANCE 1Gbit DDR3 SDRAM
8 BANKS X 16Mbit X 8
- H7
DDR3-1066
Clock Cycle Time ( t
CK6, CWL=5
)
Clock Cycle Time ( t
CK7, CWL=6
)
Clock Cycle Time ( t
CK8, CWL=6
)
Clock Cycle Time ( t
CK9, CWL=7
)
Clock Cycle Time ( t
CK10, CWL=7
)
System Frequency (f
CK max
)
2.5 ns
1.875 ns
1.875 ns
-
-
533 MHz
- I9
DDR3-1333
2.5 ns
1.875 ns
1.875 ns
1.5 ns
1.5 ns
667 MHz
Specifications
-
-
-
Features
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
Density : 1G bits
Organization : 16M words x 8 bits x 8 banks
Package :
- 78-ball FBGA
- Lead-free (RoHS compliant) and Halogen-free
Power supply : VDD, VDDQ = 1.5V ± 0.075V
Data rate : 1333Mbps/1066Mbps (max.)
1KB page size
- Row address: A0 to A13
- Column address: A0 to A9
Eight internal banks for concurrent operation
Interface : SSTL_15
Burst lengths (BL) : 8 and 4 with Burst Chop (BC)
Burst type (BT) :
- Sequential (8, 4 with BC)
- Interleave (8, 4 with BC)
CAS Latency (CL) : 5, 6, 7, 8, 9, 10, 11
CAS Write Latency (CWL) : 5, 6, 7, 8
Precharge : auto precharge option for each burst ac-
cess
Driver strength : RZQ/7, RZQ/6 (RZQ = 240
Ω)
Refresh : auto-refresh, self-refresh
Refresh cycles :
- Average refresh period
7.8
μs
at 0°C
≤
Tc
≤
+85°C
3.9
μs
at +85°C < Tc
≤
+95°C
Operating case temperature range
- Tc = 0°C to +95°C
-
-
-
-
-
-
-
-
-
-
-
-
-
Double-data-rate architecture; two data transfers per
clock cycle
The high-speed data transfer is realized by the 8 bits
prefetch pipelined architecture
Bi-directional differential data strobe (DQS and DQS)
is transmitted/received with data for capturing data at
the receiver
DQS is edge-aligned with data for READs; center-
aligned with data for WRITEs
Differential clock inputs (CK and CK)
DLL aligns DQ and DQS transitions with CK transitions
Commands entered on each positive CK edge; data
and data mask referenced to both edges of DQS
Data mask (DM) for write data
Posted CAS by programmable additive latency for bet-
ter command and data bus efficiency
On-Die Termination (ODT) for better signal quality
- Synchronous ODT
- Dynamic ODT
- Asynchronous ODT
Multi Purpose Register (MPR) for pre-defined pattern
read out
ZQ calibration for DQ drive and ODT
Programmable Partial Array Self-Refresh (PASR)
RESET pin for Power-up sequence and reset function
SRT range : Normal/extended
Programmable Output driver impedance control
Device Usage Chart
Operating
Temperature
Range
0°C
≤
Tc
≤
95°C
-40°C
≤
Tc
≤
95°C
AMS73CAG01808RA
Rev.1.0 December 2010
Package Outline
78-ball FBGA
•
•
- H7
•
•
Speed
- I9
•
•
1
Std.
•
•
Power
L
•
•
Temperature
Mark
Blank
I
AMS73CAG01808RA
Part Number Information
1
2
3
4
5
6 7
8
9 10
11
12
13
14
15
16 17 18
19
AMS
7 3
C
A
G 0 1 8 0
ORGANIZATION
& REFRESH
256Mx4, 8K : G0140
128Mx8, 8K : G0180
512Mx4, 8K : G0240
256Mx8, 8K : G0280
128Mx16, 8K : G0216
64Mx16, 8K : G0116
8
R
A
J
I 9
TEMPERATURE
BLANK:
0 - 95
-40 - 95
-40 - 105
-40 - 125
TYPE
73 : DDR3
CMOS
SPEED
VOLTAGE
A:
1.5 V
BANKS
8 : 8 BANKS
I/O
R: SSTL_15
REV CODE
I:
H:
E:
H7 : 533MHz @CL7-7-7
H8 : 533MHz @CL8-8-8
I8 : 667MHz @CL8-8-8
I9 : 667MHz @CL9-9-9
SPECIAL FEATURE
L : LOW POWER GRADE
U : ULTRA LOW POWER GRADE
PACKAGE
Green PACKAGE
DESCRIPTION
J
FBGA
*GREEN: RoHS-compliant and Halogen-Free
1Gb DDR3 SDRAM Addressing
Configuration
# of Bank
Bank Address
Auto precharge
Row Address
Column Address
BC switch on the fly
Page size
128Mb x 8
8
BA0 ~ BA2
A10/AP
A0 ~ A13
A0 ~ A9
A12/BC
1 KB
AMS73CAG01808RA
Rev. 1.0 December 2010
2
AMS73CAG01808RA
Pin Configurations
78-ball FBGA (x8 configuration)
1
A
B
C
D
E
F
G
H
J
K
L
M
N
V
SS
V
SS
V
DDQ
V
SSQ
V
REFDQ
NC
ODT
NC
V
SS
V
DD
V
SS
V
DD
V
SS
2
V
DD
V
SSQ
DQ2
DQ6
V
DDQ
V
SS
V
DD
CS
BA0
A3
A5
A7
RESET
3
NC
DQ0
DQS
DQS
DQ4
RAS
CAS
WE
BA2
A0
A2
A9
A13
4
5
6
7
NU/TDQS
DM/TDQS
DQ1
V
DD
DQ7
CK
CK
A10/AP
NC
A12/BC
A1
A11
NC
8
V
SS
V
SSQ
DQ3
V
SS
DQ5
V
SS
V
DD
ZQ
V
REFCA
BA1
A4
A6
A8
9
V
DD
V
DDQ
V
SSQ
V
SSQ
V
DDQ
NC
CKE
NC
V
SS
V
DD
V
SS
V
DD
V
SS
A
B
C
D
E
F
G
H
J
K
L
M
N
1
2
3
4
5
6
7
8
9
Ball Locations (x8)
Populated ball
Ball not populated
A
B
C
D
E
F
G
Top view
(See the balls through the package)
H
J
K
L
M
N
AMS73CAG01808RA
Rev. 1.0 December 2010
3
AMS73CAG01808RA
Signal Pin Description
Pin
CK, CK
Type
Input
Function
Clock:
CK and CK are differential clock inputs. All address and control input signals are sampled on
the crossing of the positive edge of CK and negative edge of CK. Output (read) data is referenced to
the crossings of CK and CK
Clock Enable:
CKE HIGH activates, and CKE Low deactivates, internal clock signals and device input
buffers and output drivers. Taking CKE Low provides Precharge Power-Down and Self Refresh oper-
ation (all banks idle), or Active Power-Down (Row Active in any bank). CKE is asynchronous for self
refresh exit. After V
REFCA
has become stable during the power on and initialization sequence, it must
be maintained during all operations (including Self-Refresh). CKE must be maintained high throughout
read and write accesses. Input buffers, excluding CK, CK, ODT and CKE are disabled during power-
down. Input buffers, excluding CKE, are disabled during Self -Refresh.
Chip Select:
All commands are masked when CS is registered HIGH. CS provides for external Rank
selection on systems with multiple Ranks. CS is considered part of the command code.
On Die Termination:
ODT (registered HIGH) enables termination resistance internal to the DDR3
SDRAM. When enabled, ODT is only applied to each DQ, DQS, DQS and DM/TDQS, NU/TDQS.
The ODT pin will be ignored if the Mode Register (MR1) is pro-grammed to disable ODT.
Command Inputs:
RAS, CAS and WE (along with CS) define the command being entered.
Input Data Mask:
DM is an input mask signal for write data. Input data is masked when DM is sampled
HIGH coinci-dent with that input data during a Write access. DM is sampled on both edges of DQS.
Bank Address Inputs:
BA0 - BA2 define to which bank an Active, Read, Write or Precharge command
is being applied. Bank address also determines which mode register is to be accessed during a MRS
cycle.
Address Inputs:
Provided the row address for Active commands and the column address for Read/
Write commands to select one location out of the memory array in the respective bank. (A10/AP and
A12/BC have additional functions, see below)The address inputs also provide the op-code during
Mode Register Set commands.
Autoprecharge:
A10 is sampled during Read/Write commands to determine whether Autoprecharge
should be per-formed to the accessed bank after the Read/Write operation. (HIGH:Autoprecharge;
LOW: No Autoprecharge)A10 is sampled during a Precharge command to determine whether the Pre-
charge applies to one bank (A10 LOW) or all banks (A10 HIGH). if only one bank is to be precharged,
the bank is selected by bank addresses.
Burst Chop:
A12 is sampled during Read and Write commands to determine if burst chop(on-the-fly)
will be per-formed. (HIGH : no burst chop, LOW : burst chopped). See command truth table for details.
Active Low Asynchronous Reset:
Reset is active when RESET is LOW, and inactive when RESET
is HIGH. RESET must be HIGH during normal operation. RESET is a CMOS rail to rail signal with DC
high and low at 80% and 20% of VDD, i.e. 1.20V for DC high and 0.30V for DC low.
Data Input/ Output:
Bi-directional data bus.
Data Strobe:
Output with read data, input with write data. Edge-aligned with read data, centered in
write data. The data strobe DQS is paired with differential signal DQS to provide differential pair sig-
naling to the system during reads and writes. DDR3 SDRAM supports differential data strobe only and
does not support single-ended.
CKE
Input
CS
ODT
Input
Input
RAS, CAS, WE
DM
BA0 - BA2
Input
Input
Input
A0 - A13
Input
A10 / AP
Input
A12 / BC
RESET
Input
Input
DQ0 - DQ7
DQS, DQS
Input/
Output
Input/
Output
AMS73CAG01808RA
Rev. 1.0 December 2010
4
AMS73CAG01808RA
Pin
TDQS, TDQS
Type
Output
Function
Termination Data Strobe:
When enabled via Mode Register A11=1 in MR1, DRAM will enable the
same termination resistance function on TDQS/TDQS that is applied to DQS/DQS. When disabled via
mode register A11=0 in MR1, DM/TDQS will provide the data mask function and TDQS is not used.
No Connect: No internal electrical connection is present.
NC
VDDQ
VSSQ
VDD
VSS
VREFDQ
VREFCA
ZQ
Supply
Supply
Supply
Supply
Supply
Supply
Supply
DQ power supply: 1.5V +/- 0.075V
DQ Ground
Power Supply: 1.5V +/- 0.075V
Ground
Reference Voltage for DQ
Reference Voltage for CA
Reference Pin for ZQ calibration
NOTE : Input only pins ( BA0-BA2, A0-A13, RAS, CAS, WE, CS, CKE, ODT and RESET ) do not supply termination.
AMS73CAG01808RA
Rev. 1.0 December 2010
5
