首页 > 器件类别 > 存储 > 存储

AS5LC512K8EC-12/883C

Standard SRAM, 512KX8, 12ns, CMOS, CDSO36, CERAMIC, LCC-36

器件类别:存储    存储   

厂商名称:Micross

厂商官网:https://www.micross.com

下载文档
器件参数
参数名称
属性值
是否无铅
含铅
是否Rohs认证
不符合
厂商名称
Micross
零件包装代码
DLCC
包装说明
SON, SOLCC36,.45
针数
36
Reach Compliance Code
compliant
ECCN代码
3A001.A.2.C
最长访问时间
12 ns
I/O 类型
COMMON
JESD-30 代码
R-CDSO-N36
JESD-609代码
e0
长度
23.368 mm
内存密度
4194304 bit
内存集成电路类型
STANDARD SRAM
内存宽度
8
功能数量
1
端子数量
36
字数
524288 words
字数代码
512000
工作模式
ASYNCHRONOUS
最高工作温度
125 °C
最低工作温度
-55 °C
组织
512KX8
输出特性
3-STATE
封装主体材料
CERAMIC, METAL-SEALED COFIRED
封装代码
SON
封装等效代码
SOLCC36,.45
封装形状
RECTANGULAR
封装形式
SMALL OUTLINE
并行/串行
PARALLEL
峰值回流温度(摄氏度)
NOT SPECIFIED
电源
3.3 V
认证状态
Not Qualified
筛选级别
MIL-STD-883 Class C
座面最大高度
2.54 mm
最大待机电流
0.015 A
最小待机电流
3 V
最大压摆率
0.08 mA
最大供电电压 (Vsup)
3.4 V
最小供电电压 (Vsup)
3.2 V
标称供电电压 (Vsup)
3.3 V
表面贴装
YES
技术
CMOS
温度等级
MILITARY
端子面层
TIN LEAD
端子形式
NO LEAD
端子节距
1.27 mm
端子位置
DUAL
处于峰值回流温度下的最长时间
NOT SPECIFIED
宽度
11.4935 mm
文档预览
SRAM
Austin Semiconductor, Inc.
512K x 8 SRAM
3.3 VOLT HIGH SPEED SRAM with
CENTER POWER PINOUT
AVAILABLE AS MILITARY
SPECIFICATIONS
•MIL-STD-883 for Ceramic
•Extended Temperature Plastic (COTS)
AS5LC512K8
PIN ASSIGNMENT
(Top View)
36-Pin PSOJ (DJ)
36-Pin CLCC (EC)
FEATURES
• Ultra High Speed Asynchronous Operation
• Fully Static, No Clocks
• Multiple center power and ground pins for improved
noise immunity
• Easy memory expansion with CE\ and OE\
options
• All inputs and outputs are TTL-compatible
• Single +3.3V Power Supply +/- 0.3%
• Data Retention Functionality Testing
• Cost Efficient Plastic Packaging
• Extended Testing Over -55ºC to +125ºC for plastics
36-Pin Flat Pack (F)
OPTIONS
• Timing
12ns access
15ns access
20ns access
• Operating Temperature Ranges
Military (-55
o
C to +125
o
C)
Industrial (-40
o
C to +85
o
C)
• Package(s)
Ceramic Flatpack
Plastic SOJ (400 mils wide)
Ceramic LCC
• 2V data retention/low power
MARKING
-12
-15
-20
XT
IT
F
DJ
EC
L
No. 307
No. 210
GENERAL DESCRIPTION
The AS5LC512K8 is a 3.3V high speed SRAM. It offers
flexibility in high-speed memory applications, with chip enable (CE\)
and output enable (OE\) capabilities. These features can place the
outputs in High-Z for additional flexibility in system design.
Writing to these devices is accomplished when write enable (WE\)
and CE\ inputs are both LOW. Reading is accomplished when WE\
remains HIGH and CE\ and OE\ go LOW.
As a option, the device can be supplied offering a reduced power
standby mode, allowing system designers to meet low standby power
requirements. This device operates from a single +3.3V power supply
and all inputs and outputs are fully TTL-compatible.
The AS5LC512K8DJ offers the convenience and reliability of the
AS5LC512K8 SRAM and has the cost advantage of a plastic
encapsulation.
For more products and information
please visit our web site at
www.austinsemiconductor.com
AS5LC512K8
Rev. 1.1 6/05
Austin Semiconductor, Inc. reserves the right to change products or specifications without notice.
1
SRAM
Austin Semiconductor, Inc.
FUNCTIONAL BLOCK DIAGRAM
VCC
GND
AS5LC512K8
DQ8
INPUT BUFFER
ROW DECODER
I/O
CONTROLS
4,194,304-BIT
MEMORY ARRAY
1024 ROWS X
4096 COLUMNS
A0-A18
DQ1
CE\
COLUMN DECODER
OE\
WE\
*POWER
DOWN
*On the low voltage Data Retention option.
PIN FUNCTIONS
A0 - A18
Address Inputs
Write Enable
Chip Enable
Output Enable
Data Inputs/Outputs
Power
Ground
No Connection
TRUTH TABLE
MODE
OE\ CE\ WE\
STANDBY
X
H
X
READ
L
L
H
NOT SELECTED H
L
H
WRITE
X
L
L
X = Don’t Care
WE\
I/O
HIGH-Z
Q
HIGH-Z
D
POWER
STANDBY
ACTIVE
ACTIVE
ACTIVE
CE\
OE\
I/O
0
- I/O
7
V
CC
V
SS
NC
AS5LC512K8
Rev. 1.1 6/05
Austin Semiconductor, Inc. reserves the right to change products or specifications without notice.
2
SRAM
Austin Semiconductor, Inc.
ABSOLUTE MAXIMUM RATINGS*
AS5LC512K8
*Stresses greater than those listed under "Absolute Maximum
Ratings" may cause permanent damage to the device. This is
Voltage on Vcc Supply Relative to Vss
Vcc .........................................................................-.5V to 4.6V a stress rating only and functional operation of the device at
Storage Temperature .....................................-65°C to +150°C these or any other conditions above those indicated in the
Short Circuit Output Current (per I/O)…........................20mA operation section of this specification is not implied. Exposure
Voltage on any Pin Relative to Vss........................-.5V to 4.6V to absolute maximum rating conditions for extended periods
Maximum Junction Temperature**..............................+150°C may affect reliability.
Power Dissipation ................................................................1W ** Junction temperature depends upon package type, cycle
time, loading, ambient temperature and airflow, and humidity.
ELECTRICAL CHARACTERISTICS AND RECOMMENDED DC OPERATING CONDITIONS
(-55
o
C < T
A
< +125
o
C & -40
o
C < T
A
< +85
o
C ; Vcc = 3.3V +0.3%)
DESCRIPTION
Power Supply
Current: Operating
CONDITIONS
CE\ < V
IL
; Vcc = MAX
f = MAX = 1/t
RC
Outputs Open
"L" Version Only
CE\ > V
IH
, All other inputs < V
IL
,
Vcc = MAX, f = 0,
Outputs Open
Power Supply
Current: Standby
"L" Version Only
CE\ > Vcc -0.2V; Vcc = MAX
V
IN
<Vss +0.2V or
V
IN
>Vcc -0.2V; f = 0
"L" Version Only
I
SBCLP
9
9
9
mA
I
CCSP
I
CCLP
I
SBTSP
I
SBTLP
I
SBCSP
80
60
70
50
60
40
mA
mA
3, 2
SYM
-12
MAX
-15
-20
UNITS NOTES
20
20
20
mA
15
15
15
mA
15
15
15
mA

 

    





    



  

  












 







*
 





"

  

"    
"

   

CAPACITANCE
PARAMETER
Input Capacitance
Output Capactiance
AS5LC512K8
Rev. 1.1 6/05
" # $#%&
 




' ( )!


'  )!
CONDITIONS
T
A
= 25 C, f = 1MHz
V
IN
= 0
o











(

µ
!
µ
!






SYMBOL
C
I
Co
MAX
9
6
UNITS
pF
pF
NOTES
4
4
Austin Semiconductor, Inc. reserves the right to change products or specifications without notice.
3
SRAM
Austin Semiconductor, Inc.
AS5LC512K8
ELECTRICAL CHARACTERISTICS AND RECOMMENDED AC OPERATING CONDITIONS
(-55
o
C < T
A
< +125
o
C or -40
o
C to +85
o
C; Vcc = 3.3V +0.3%)




 
 



























 












  



 



    




        !"#
  (        "#
    

 


    



        !"#
  (        "#












&

















$% &% '
  
  
  
      , * 
 . 



*+   





)
)






 -    , * 
   

 , * 

*+  /  *  
(  . 



(   



*  (       !"#
*         "#
 
 



&


'





)





$% &% '
  
AS5LC512K8
Rev. 1.1 6/05
Austin Semiconductor, Inc. reserves the right to change products or specifications without notice.
4
SRAM
Austin Semiconductor, Inc.
AC TEST CONDITIONS
Input pulse levels ...................................................... Vss to 3.0V
Input rise and fall times ......................................................... 3ns
Input timing reference levels ............................................... 1.5V
Output reference levels ........................................................ 1.5V
Output load ................................................. See Figures 1 and 2
3.3V
R
L
= 50Ω
Q
Z
O
=50Ω
AS5LC512K8
319Ω
V
L
= 1.5V
Q
353Ω
5 pF
30 pF
Fig. 1 Output Load Equivalent
Fig. 2 Output Load Equivalent
NOTES
1. All voltages referenced to V
SS
(GND).
2. I
CC
limit shown is for absolute worst case switching of
ADDR, ADDR\, ADDR, etc.
3. I
CC
is dependent on output loading and cycle rates.
4. This parameter is guaranteed but not tested.
5. Test conditions as specified with the output loading
as shown in Fig. 1 unless otherwise noted.
t
6. LZCE,
t
LZWE,
t
LZOE,
t
HZCE,
t
HZOE and
t
HZWE
are specified with CL = 5pF as in Fig. 2. Transition is
measured ±200mV from steady state voltage.
7. At any given temperature and voltage condition,
t
HZCE is less than
t
LZCE, and
t
HZWE is less than
t
LZWE.
8. WE\ is HIGH for READ cycle.
9.
10.
11.
12.
13.
14.
15.
Device is continuously selected. Chip enables and
output enables are held in their active state.
Address valid prior to, or coincident with, latest
occurring chip enable.
t
RC = Read Cycle Time.
Chip enable and write enable can initiate and
terminate a WRITE cycle.
Output enable (OE\) is inactive (HIGH).
Output enable (OE\) is active (LOW).
ASI does not warrant functionality nor reliability of
any product in which the junction temperature
exceeds 150°C. Care should be taken to limit power to
acceptable levels.
DATA RETENTION ELECTRICAL CHARACTERISTICS
(L Version Only)
DESCRIPTION
Vcc for Retention Data
Data Retention Current
Chip Deselect to Data
Operation Recovery Time
AS5LC512K8
Rev. 1.1 6/05
CONDITIONS
CE\ > V
CC
-0.2V
V
IN
> V
CC
-0.2 or 0.2V
Vcc = 2.0V
SYM
V
DR
I
CCDR
t
CDR
t
R
MIN
2
MAX
UNITS
V
NOTES
6.5
0
20
mA
ns
ms
4
4, 11
Austin Semiconductor, Inc. reserves the right to change products or specifications without notice.
5
查看更多>
热门器件
热门资源推荐
器件捷径:
S0 S1 S2 S3 S4 S5 S6 S7 S8 S9 SA SB SC SD SE SF SG SH SI SJ SK SL SM SN SO SP SQ SR SS ST SU SV SW SX SY SZ T0 T1 T2 T3 T4 T5 T6 T7 T8 T9 TA TB TC TD TE TF TG TH TI TJ TK TL TM TN TO TP TQ TR TS TT TU TV TW TX TY TZ U0 U1 U2 U3 U4 U6 U7 U8 UA UB UC UD UE UF UG UH UI UJ UK UL UM UN UP UQ UR US UT UU UV UW UX UZ V0 V1 V2 V3 V4 V5 V6 V7 V8 V9 VA VB VC VD VE VF VG VH VI VJ VK VL VM VN VO VP VQ VR VS VT VU VV VW VX VY VZ W0 W1 W2 W3 W4 W5 W6 W7 W8 W9 WA WB WC WD WE WF WG WH WI WJ WK WL WM WN WO WP WR WS WT WU WV WW WY X0 X1 X2 X3 X4 X5 X7 X8 X9 XA XB XC XD XE XF XG XH XK XL XM XN XO XP XQ XR XS XT XU XV XW XX XY XZ Y0 Y1 Y2 Y4 Y5 Y6 Y9 YA YB YC YD YE YF YG YH YK YL YM YN YP YQ YR YS YT YX Z0 Z1 Z2 Z3 Z4 Z5 Z6 Z8 ZA ZB ZC ZD ZE ZF ZG ZH ZJ ZL ZM ZN ZP ZR ZS ZT ZU ZV ZW ZX ZY
需要登录后才可以下载。
登录取消