首页 > 器件类别 >

AS6WA25616

3.0V to 3.6V 256K X 6 IntelliwattTM low-power CMOS SRAM with one chip enable

厂商名称:ETC1

下载文档
文档预览
September 2001
Š
AS6WA25616
3.0V to 3.6V 256K×16 Intelliwatt™ low-power CMOS SRAM with one chip enable
Features
• AS6WA25616
• Intelliwatt™ active power circuitry
• Industrial and commercial temperature ranges available
• Organization: 262,144 words × 16 bits
• 3.0V to 3.6V at 55 ns
• Low power consumption: ACTIVE
- 144 mW at 3.6V and 55 ns
• 1.5V data retention
• Equal access and cycle times
• Easy memory expansion with CS, OE inputs
• Smallest footprint packages
• ESD protection
2000 volts
• Latch-up current
200 mA
- 48-ball FBGA
- 400-mil 44-pin TSOP 2
• Low power consumption: STANDBY
- 72 µW max at 3.6V
Pin arrangement (top view)
44-pin 400-mil TSOP 2
A4
44
1
A5
A3
A6
43
2
A2
3
A7
42
A1
4
OE
41
A0
5
40
UB
CS
6
39
LB
I/O16
7
38
I/O1
I/O15
I/O2
8
37
I/O14
I/O3
9
36
I/O13
10
I/O4
35
V
CC
V
SS
11
34
V
SS
V
CC
12
33
13
32
I/O5
I/O12
I/O6
14
31
I/O11
I/O7
15
30
I/O10
I/O8
16
29
I/O9
17
WE
28
NC
18
27
A17
A8
19
26
A16
A9
20
25
A10
A15
A14
24
A11
21
A13
23
A12
22
48-CSP Ball-Grid-Array Package
Logic block diagram
A0
A1
A2
A3
A4
A6
A7
A8
A12
A13
I/O1–I/O8
I/O9–I/O16
WE
Row Decoder
V
CC
256K × 16
Array
(4,194,304)
V
SS
I/O
buffer
Control circuit
Column decoder
A5
A9
A10
A11
A14
A15
A16
A17
UB
OE
LB
CS
A
B
C
D
E
F
G
H
1
LB
I/O9
I/O10
V
SS
V
CC
I/O15
I/O16
NC
2
3
OE
A0
UB
A3
I/O11 A5
I/O12 A17
I/O13 NC
I/O14 A14
NC
A12
A8
A9
4
A1
A4
A6
A7
A16
A15
A13
A10
5
A2
CS
I/O2
I/O4
I/O5
I/O6
WE
A11
6
NC
I/O1
I/O3
V
CC
V
SS
I/O7
I/O8
NC
Selection guide
V
CC
Range
Product
AS6WA25616
Min
(V)
3.0
Typ
2
(V)
3.3
Max
(V)
3.6
Speed
(ns)
55
Power Dissipation
Operating (I
CC
)
Max (mA)
2
Standby (I
SB1
)
Max (
µ
A)
20
7/9/02; v.1.3
Alliance Semiconductor
P. 1 of 9
Copyright ©Alliance Semiconductor. All rights reserved.
AS6WA25616
Š
Functional description
The AS6WA25616 is a low-power CMOS 4,194,304-bit Static Random Access Memory (SRAM) device organized as 262,144 words × 16 bits.
It is designed for memory applications where slow data access, low power, and simple interfacing are desired.
Equal address access and cycle times (t
AA
, t
RC
, t
WC
) of 55 ns are ideal for low-power applications. Active high and low chip selects (CS) permit
easy memory expansion with multiple-bank memory systems.
When CS is high, or UB and LB are high, the device enters standby mode: the AS6WA25616 is guaranteed not to exceed 72
µW
power
consumption at 3.6V and 55 ns. The device also returns data when V
CC
is reduced to 1.5V for even lower power consumption.
A write cycle is accomplished by asserting write enable (WE) and chip select (CS) low, and UB and/or LB low. Data on the input pins
I/O1–O16 is written on the rising edge of WE (write cycle 1) or CS (write cycle 2). To avoid bus contention, external devices should drive I/
O pins only after outputs have been disabled with output enable (OE) or write enable (WE).
A read cycle is accomplished by asserting output enable (OE), chip select (CS), UB and LB low, with write enable (WE) high. The chip drives
I/O pins with the data word referenced by the input address. When either chip select or output enable is inactive, or write enable is active, or
(UB) and (LB), output drivers stay in high-impedance mode.
These devices provide multiple center power and ground pins, and separate byte enable controls, allowing individual bytes to be written and
read. LB controls the lower bits, I/O1–I/O8, and UB controls the higher bits, I/O9–I/O16.
All chip inputs and outputs are CMOS-compatible, and operation is from a single 3.0 to 3.6V supply. Device is available in the JEDEC standard
400-mm, TSOP 2, and 48-ball FBGA packages.
Absolute maximum ratings
Parameter
Voltage on V
CC
relative to V
SS
Voltage on any I/O pin relative to GND
Power dissipation
Storage temperature (plastic)
Temperature with V
CC
applied
DC output current (low)
Device
Symbol
V
tIN
V
tI/O
P
D
T
stg
T
bias
I
OUT
Min
–0.5
–0.5
–65
–55
1.0
+150
+125
20
Max
V
CC
+ 0.5
Unit
V
V
W
°
C
°
C
mA
Note: Stresses greater than those listed under
Absolute Maximum Ratings
may cause permanent damage to the device. This is a stress rating only and functional
operation of the device at these or any other conditions outside those indicated in the operational sections of this specification is not implied. Exposure to
absolute maximum rating conditions for extended periods may affect reliability.
Truth table
CS
H
L
L
L
WE
X
X
H
H
OE
X
X
H
L
LB
X
H
X
L
H
L
L
L
L
X
H
L
Key: X = Don’t care, L = Low, H = High.
UB
X
H
X
H
L
L
H
L
L
Supply
Current
I
SB
I
CC
I
CC
I/O1–I/O8 I/O9–I/O16
High Z
High Z
D
OUT
High Z
D
OUT
D
IN
High Z
High Z
High Z
D
OUT
D
OUT
High Z
D
IN
D
IN
Mode
Standby (I
SB
)
Output disable (I
CC
)
Read (I
CC
)
I
CC
High Z
D
IN
Write (I
CC
)
7/9/02; v.1.3
Alliance Semiconductor
P. 2 of 9
AS6WA25616
Š
Recommended operating condition (over the operating range)
Parameter
V
OH
V
OL
V
IH
V
IL
I
IX
I
OZ
I
CC
Description
Output HIGH Voltage
Output LOW Voltage
Input HIGH Voltage
Input LOW Voltage
Input Load Current
Output Load Current
V
CC
Operating Supply
Current
I
OH
= –2.1mA
I
OL
= 2.1mA
Test Conditions
V
CC
= 3.0 - 3.6V
V
CC
= 3.0 - 3.6V
V
CC
= 3.0 - 3.6V
V
CC
= 3.0 - 3.6V
GND < V
IN
< V
CC
GND < V
O
< V
CC;
Outputs High Z
CS = V
IL
, V
IN
= V
IL
or V
IH
, I
OUT
= 0mA,
f=0
CS < 0.2V, V
IN
< 0.2V
or V
IN
> V
CC
– 0.2V,
f = 1 mS
CS
V
IL
, V
IN
= V
IL
or
V
IH
, f = f
Max
CS > V
IH
or UB = LB
> V
IH
, other inputs =
V
IL
or V
IH
, f = 0
V
CC
= 3.6V
2.2
–0.5
–1
–1
Min
2.4
0.4
V
CC
+ 0.5
0.8
+1
+1
2
Max
Unit
V
V
V
V
µ
A
µ
A
mA
I
CC1
@
1 MHz
Average V
CC
Operating
Supply Current at 1 MHz
V
CC
= 3.6V
5
mA
I
CC2
Average V
CC
Operating
Supply Current
V
CC
= 3.6V
40
mA
I
SB
CS Power Down Current;
TTL Inputs
V
CC
= 3.6V
100
µ
A
I
SB1
CS > V
CC
– 0.2V or
CS Power Down Current; UB = LB > V
CC
– 0.2V,
CMOS Inputs
other inputs = 0V – V
CC
,
f=0
V
CC
= 3.6V
20
µ
A
Capacitance (f = 1 MHz, T
a
= Room temperature, V
CC
= NOMINAL)

Parameter
Input capacitance
I/O capacitance
Symbol
C
IN
C
I/O
Signals
A, CS, WE, OE, LB, UB
I/O
Test conditions
V
IN
= 0V
V
IN
= V
OUT
= 0V
Max
5
7
Unit
pF
pF
7/9/02; v.1.3
Alliance Semiconductor
P. 3 of 9
AS6WA25616
Š
Read cycle (over the operating range)

Parameter
Read cycle time
Address access time
Chip select (CS) access time
Output enable (OE) access time
Output hold from address change
CS low to output in low Z
CS high to output in high Z
OE low to output in low Z
UB/LB access time
UB/LB low to low Z
UB/LB high to high Z
OE high to output in high Z
Power up time
Power down time
Shaded areas indicate preliminary information.
Symbol
t
RC
t
AA
t
ACS
t
OE
t
OH
t
CLZ
t
CHZ
t
OLZ
t
BA
t
BLZ
t
BHZ
t
OHZ
t
PU
t
PD
Min
55
10
10
0
5
10
0
0
0
Max
55
55
25
20
55
20
20
55
Unit
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
Notes
3
3
5
4, 5
4, 5
4, 5
4, 5
4, 5
4, 5
4, 5
4, 5
Key to switching waveforms
Rising input
Falling input
Undefined/don’t care
Read waveform 1 (address controlled)

t
RC
Address
t
OH
D
OUT
Previous data valid
t
AA
Data valid
t
OH
Read waveform 2 (CS, OE, UB, LB controlled)

t
RC
Address
t
AA
OE
t
OLZ
CS
t
LZ
LB, UB
t
BLZ
D
OUT
t
BA
Data valid
t
BHZ
t
ACS
t
OHZ
t
HZ
t
OE
t
OH
7/9/02; v.1.3
Alliance Semiconductor
P. 4 of 9
AS6WA25616
Š
Write cycle (over the operating range)

.
Parameter
Write cycle time
Chip select to write end
Address setup to write end
Address setup time
Write pulse width
Write recovery time
Address hold from end of write
Data valid to write end
Data hold time
Write enable to output in high Z
Output active from write end
UB/LB low to end of write
Symbol
t
WC
t
CW
t
AW
t
AS
t
WP
t
WR
t
AH
t
DW
t
DH
t
WZ
t
OW
t
BW
Min
55
40
40
0
35
0
0
25
0
0
5
35
Max
20
Unit
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
4, 5
4, 5
4, 5
12
12
Notes
Write waveform 1 (WE controlled)

t
WC
Address
t
CW
CS
t
BW
LB, UB
t
AS
WE
t
DW
D
IN
D
OUT
Data undefined
t
WZ
Data valid
t
OW
High Z
t
DH
t
AW
t
WP
t
AH
t
WR
Write waveform 2 (CS controlled)

t
WC
Address
t
AS
CS
t
AW
t
BW
LB, UB
t
WP
WE
t
DW
D
IN
D
OUT
t
CLZ
High Z
t
WZ
Data undefined
Data valid
t
OW
High Z
t
DH
t
CW
t
AH
t
WR
7/9/02; v.1.3
Alliance Semiconductor
P. 5 of 9
查看更多>
请教关于S3C2440A+MDK ULINK2环境下JTAG的故障?
我的开发环境是S3C2440A+KEIL MDK ULINK2 当OM =01时,JTAG工作是正常...
china315 嵌入式系统
【C28汇编语言杂谈】一、C语言与汇编的比较
【C28汇编语言杂谈】 大家都知道,C语言编程方便,可读性好,移植容易,有与硬件联系密切的特点...
dontium 微控制器 MCU
关于一个TMS320C6678 DSP电源方案的分享
TMS320C6678 DSP是TI最新发布的一款基于KeyStone架构的DSP,芯片内有...
灞波儿奔 DSP 与 ARM 处理器
关于LM8962例程设置IP地址和MAC地址的问题
在论坛上有网友问如何设置enet_io几个例程IP地址的问题. 1.如果你的开发板直接与电脑相连 修...
academic 微控制器 MCU
求助
萌新在找一些适合放大器用的芯片,需要满足驻波比小于1.8,频率4-6GHz,增益大于15dB.跪求...
Apex9 单片机
ST NUCLEO-WB09KE-BLE_Peripheral_Lite
# BLE_Peripheral_Lite 使用的例程 ! (/data/attachment/f...
rtyu789 RF/无线
热门器件
热门资源推荐
器件捷径:
S0 S1 S2 S3 S4 S5 S6 S7 S8 S9 SA SB SC SD SE SF SG SH SI SJ SK SL SM SN SO SP SQ SR SS ST SU SV SW SX SY SZ T0 T1 T2 T3 T4 T5 T6 T7 T8 T9 TA TB TC TD TE TF TG TH TI TJ TK TL TM TN TO TP TQ TR TS TT TU TV TW TX TY TZ U0 U1 U2 U3 U4 U6 U7 U8 UA UB UC UD UE UF UG UH UI UJ UK UL UM UN UP UQ UR US UT UU UV UW UX UZ V0 V1 V2 V3 V4 V5 V6 V7 V8 V9 VA VB VC VD VE VF VG VH VI VJ VK VL VM VN VO VP VQ VR VS VT VU VV VW VX VY VZ W0 W1 W2 W3 W4 W5 W6 W7 W8 W9 WA WB WC WD WE WF WG WH WI WJ WK WL WM WN WO WP WR WS WT WU WV WW WY X0 X1 X2 X3 X4 X5 X7 X8 X9 XA XB XC XD XE XF XG XH XK XL XM XN XO XP XQ XR XS XT XU XV XW XX XY XZ Y0 Y1 Y2 Y4 Y5 Y6 Y9 YA YB YC YD YE YF YG YH YK YL YM YN YP YQ YR YS YT YX Z0 Z1 Z2 Z3 Z4 Z5 Z6 Z8 ZA ZB ZC ZD ZE ZF ZG ZH ZJ ZL ZM ZN ZP ZR ZS ZT ZU ZV ZW ZX ZY
需要登录后才可以下载。
登录取消