首页 > 器件类别 > 存储 > 存储

AS7C25512PFD32A-100TQI

Standard SRAM, 512KX32, 4ns, CMOS, PQFP100, 14 X 20 MM, TQFP-100

器件类别:存储    存储   

厂商名称:ALSC [Alliance Semiconductor Corporation]

下载文档
器件参数
参数名称
属性值
是否Rohs认证
不符合
零件包装代码
QFP
包装说明
LQFP,
针数
100
Reach Compliance Code
unknown
ECCN代码
3A991.B.2.A
最长访问时间
4 ns
JESD-30 代码
R-PQFP-G100
JESD-609代码
e0
长度
20 mm
内存密度
16777216 bit
内存集成电路类型
STANDARD SRAM
内存宽度
32
功能数量
1
端子数量
100
字数
524288 words
字数代码
512000
工作模式
SYNCHRONOUS
组织
512KX32
封装主体材料
PLASTIC/EPOXY
封装代码
LQFP
封装形状
RECTANGULAR
封装形式
FLATPACK, LOW PROFILE
并行/串行
PARALLEL
峰值回流温度(摄氏度)
NOT SPECIFIED
认证状态
Not Qualified
座面最大高度
1.6 mm
标称供电电压 (Vsup)
2.5 V
表面贴装
YES
技术
CMOS
端子面层
TIN LEAD
端子形式
GULL WING
端子节距
0.65 mm
端子位置
QUAD
处于峰值回流温度下的最长时间
NOT SPECIFIED
宽度
14 mm
Base Number Matches
1
文档预览
October 2001
Advanced Information
®
AS7C25512PFD32A
AS7C25512PFD36A
2.5V 512K
×
32/36 pipeline burst synchronous SRAM
Features
• Organization: 524,288 words x 32/36 bits
• Fast clock speeds to 200MHz in LVTTL/LVCMOS
• Fast clock to data access: 3.0/3.5/4.0 ns
• Fast OE access time: 3.0/3.5/4.0 ns
• Fully synchronous register-to-register operation
• Single register “Flow-through” mode
• Dual-cycle deselect
- Single-cycle deselect also available
(AS7C25512PFS32A/ AS7C25512PFS36A)
• Pentium®
*
compatible architecture and timing
• Asynchronous output enable control
• 100-pin TQFP package
• 119-Ball BGA (7 x 17 Ball Grid Array Package)
• Byte write enables
• Multiple chip enables for easy expansion
• 2.5V core power supply
• 2.5V I/O operation
• NTD™
*
pipeline architecture available
(AS7C25512NTD32A/ AS7C25512NTD36A)
* Pentium
®
is a registered trademark of Intel Corporation. NTD™ is a
trademark of Alliance Semiconductor Corporation. All trademarks
mentioned in this document are the property of their respective owners.
Logic Block Diagram
LBO
CLK
ADV
ADSC
ADSP
A[18:0]
19
CLK
CE
CLR
D
CE
Address
register
CLK
D
Q0
Burst logic
Q1
18
Q
Pin Arrangements:
A6
A7
CE0
CE1
BW
d
BW
c
BW
b
BW
a
CE2
V
DD
V
SS
CLK
GWE
BWE
OE
ADSC
ADSP
ADV
A8
A9
16
18
512K × 32/36
Memory
array
100
99
98
97
96
95
94
93
92
91
90
89
88
87
86
85
84
83
82
81
GWE
BWE
BW
d
DQ
d
Q
Byte write
registers
CLK
DQ
c
Q
Byte write
registers
CLK
D
DQ
b
Q
Byte write
registers
CLK
D
DQ
a
Q
Byte write
registers
CLK
D
Enable
CE
register
CLK
Power
down
D
Enable
Q
delay
register
CLK
Q
D
36/32
36/32
BW
c
BW
b
BW
a
CE0
CE1
CE2
4
OE
Output
registers
CLK
Input
registers
CLK
OE
FT
DATA [35:0]
DATA [31:0]
Note: Pins 1,30,51,80 are NC for ×32
Selection guide
Minimum cycle time
Maximum clock frequency
Maximum pipelined clock access time
Maximum operating current
Maximum standby current
Maximum CMOS standby current (DC)
-200
5
200
3.0
280
100
30
-166
6
166
3.5
230
70
30
LBO
A5
A4
A3
A2
A1
A0
NC
NC
V
SS
V
DD
A18
A17
A10
A11
A12
A13
A14
A15
A16
ZZ
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
DQP
c
/NC
DQ
c
DQ
c
V
DDQ
V
SSQ
DQ
c
DQ
c
DQ
c
DQ
c
V
SSQ
V
DDQ
DQ
c
DQ
c
FT
V
DD
NC
V
SS
DQ
d
DQ
d
V
DDQ
V
SSQ
DQ
d
DQ
d
DQ
d
DQ
d
V
SSQ
V
DDQ
DQ
d
DQ
d
DQP
d
/NC
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
TQFP 14 × 20 mm
512K x 32A/36A
80
79
78
77
76
75
74
73
72
71
70
69
68
67
66
65
64
63
62
61
60
59
58
57
56
55
54
53
52
51
DQP
b
/NC
DQ
b
DQ
b
V
DDQ
V
SSQ
DQ
b
DQ
b
DQ
b
DQ
b
V
SSQ
V
DDQ
DQ
b
DQ
b
V
SS
NC
VDD
ZZ
DQ
a
DQ
a
V
DDQ
V
SSQ
DQ
a
DQ
a
DQ
a
DQ
a
V
SSQ
V
DDQ
DQ
a
DQ
a
DQP
a
/NC
-100
10
100
4.0
150
50
30
Units
ns
MHz
ns
mA
mA
mA
10/3/01; v.0.9.1
Alliance Semiconductor
1 of 2
Copyright © Alliance Semiconductor. All rights reserved.
AS7C25512PFD32A
AS7C25512PFD36A
®
Pin Configuration
119 BGA Top View
1
A
B
C
D
E
F
G
H
J
K
L
M
N
P
R
T
U
V
DDQ
NC
FT
DQC
DQC
V
DDQ
DQC
DQC
V
DDQ
DQd
DQd
V
DDQ
DQd
DQd
NC
NC
V
DDQ
2
A
A
A
DQPc
DQc
DQc
DQc
DQc
V
DD
DQd
DQd
DQd
DQd
DQpd
A
NC
TMS
3
A
A
A
V
SS
V
SS
V
SS
BWc
4
ADSP
ADSC
V
DD
NC
CE0
OE
ADV
GWE
5
A
A
A
V
SS
V
SS
V
SS
BWb
V
SS
NC
V
SS
BWd
V
DD
CLK
NC
BWE
V
SS
NC
VSS
BWa
V
SS
V
SS
V
SS
LBO
A
TDI
A1
A0
V
DD
A
TCK
V
SS
V
SS
V
SS
V
DD
A
TDO
6
A
A
A
DQpb
DQb
DQb
DQb
DQb
VDD
DQa
DQa
DQa
DQa
DQPa
A
NC
NC
7
V
DDQ
NC
NC
DQb
DQb
V
DDQ
DQb
DQb
V
DDQ
DQa
DQa
V
DDQ
DQa
DQa
NC
ZZ
V
DDQ
Note: For P/N AS7C25512PFD32A, 4 of the I/O Pins must be left open (N.C.)
10/3/01; v.0.9.1
Alliance Semiconductor
2 of 2
© Copyright Alliance Semiconductor Corporation. All rights reserved. Our three-point logo, our name and Intelliwatt are trademarks or registered trademarks of Alliance. All other brand and product
names may be the trademarks of their respective companies. Alliance reserves the right to make changes to this document and its products at any time without notice. Alliance assumes no
responsibility for any errors that may appear in this document. The data contained herein represents Alliance's best data and/or estimates at the time of issuance. Alliance reserves the right to change
or correct this data at any time, without notice. If the product described herein is under development, significant changes to these specifications are possible. The information in this product data
sheet is intended to be general descriptive information for potential customers and users, and is not intended to operate as, or provide, any guarantee or warrantee to any user or customer. Alliance
does not assume any responsibility or liability arising out of the application or use of any product described herein, and disclaims any express or implied warranties related to the sale and/or use of
Alliance products including liability or warranties related to fitness for a particular purpose, merchantability, or infringement of any intellectual property rights, except as express agreed to in
Alliance's Terms and Conditions of Sale (which are available from Alliance). All sales of Alliance products are made exclusively according to Alliance's Terms and Conditions of Sale. The purchase of
products from Alliance does not convey a license under any patent rights, copyrights, mask works rights, trademarks, or any other intellectual property rights of Alliance or third parties. Alliance does
not authorize its products for use as critical components in life-supporting systems where a malfunction or failure may reasonably be expected to result in significant injury to the user, and the
inclusion of Alliance products in such life-supporting systems implies that the manufacturer assumes all risk of such use and agrees to indemnify Alliance against all claims arising from such use.
查看更多>
单片机驱动步进电机的程序问题
我做毕业设计,用单片机控制步进电机,编写了程序,老控制不好。 希望哪位大侠提供一下控制的源程序,最好...
yimaoqian 嵌入式系统
更智能的太阳能供电-智能汇流盒
在过去的10年中, 光伏(PV)系统 的应用呈几何级增长,但在电网中的供电量却仅占极少的比例。作为...
maylove 模拟与混合信号
6lowpan入门 关于roll和CoAP,玩zigbee的玩家注意下
本帖最后由 dan158185 于 2015-11-30 14:00 编辑 基本介绍框图 ...
dan158185 RF/无线
0-10V、PWM、电位器三合一调光电源的接口GP9301方案
供大家参考 此内容由EEWORLD论坛网友 zjqmyron 原创,如需转载或用于商业用...
zjqmyron 电源技术
【英飞凌PSOC 62S4 PIONEER KIT 测评】——ADC
【 英飞凌PSOC 62S4 PIONEER KIT 测评】 ADC 基本介绍 根据...
bitter RF/无线
热门器件
热门资源推荐
器件捷径:
00 01 02 03 04 05 06 07 08 09 0A 0C 0F 0J 0L 0M 0R 0S 0T 0Z 10 11 12 13 14 15 16 17 18 19 1A 1B 1C 1D 1E 1F 1H 1K 1M 1N 1P 1S 1T 1V 1X 1Z 20 21 22 23 24 25 26 27 28 29 2A 2B 2C 2D 2E 2F 2G 2K 2M 2N 2P 2Q 2R 2S 2T 2W 2Z 30 31 32 33 34 35 36 37 38 39 3A 3B 3C 3D 3E 3F 3G 3H 3J 3K 3L 3M 3N 3P 3R 3S 3T 3V 40 41 42 43 44 45 46 47 48 49 4A 4B 4C 4D 4M 4N 4P 4S 4T 50 51 52 53 54 55 56 57 58 59 5A 5B 5C 5E 5G 5H 5K 5M 5N 5P 5S 5T 5V 60 61 62 63 64 65 66 67 68 69 6A 6C 6E 6F 6M 6N 6P 6R 6S 6T 70 71 72 73 74 75 76 77 78 79 7A 7B 7C 7M 7N 7P 7Q 7V 7W 7X 80 81 82 83 84 85 86 87 88 89 8A 8D 8E 8L 8N 8P 8S 8T 8W 8Y 8Z 90 91 92 93 94 95 96 97 98 99 9A 9B 9C 9D 9F 9G 9H 9L 9S 9T 9W
需要登录后才可以下载。
登录取消