首页 > 器件类别 > 存储 > 存储

Am29F400BB-90DGC1

4 Megabit (512 K x 8-Bit/256 K x 16-Bit) CMOS 5.0 Volt-only, Boot Sector Flash Memory-Die Revision 1

器件类别:存储    存储   

厂商名称:AMD(超微)

厂商官网:http://www.amd.com

下载文档
器件参数
参数名称
属性值
厂商名称
AMD(超微)
包装说明
DIE,
Reach Compliance Code
unknow
ECCN代码
EAR99
最长访问时间
90 ns
其他特性
MIN 1000K WRITE CYCLE ;20 YEAR DATA RETENTION ;CAN BE CONFG AS 256K X 16; BOTTOM BOOT BLOCK
启动块
BOTTOM
数据保留时间-最小值
20
JESD-30 代码
X-XUUC-N43
内存密度
4194304 bi
内存集成电路类型
FLASH
内存宽度
8
功能数量
1
端子数量
43
字数
524288 words
字数代码
512000
工作模式
ASYNCHRONOUS
最高工作温度
70 °C
最低工作温度
组织
512KX8
封装主体材料
UNSPECIFIED
封装代码
DIE
封装形状
UNSPECIFIED
封装形式
UNCASED CHIP
并行/串行
PARALLEL
编程电压
5 V
认证状态
Not Qualified
最大供电电压 (Vsup)
5.5 V
最小供电电压 (Vsup)
4.5 V
标称供电电压 (Vsup)
5 V
表面贴装
YES
技术
CMOS
温度等级
COMMERCIAL
端子形式
NO LEAD
端子位置
UPPER
类型
NOR TYPE
Base Number Matches
1
文档预览
SUPPLEMENT
Am29F400B Known Good Die
4 Megabit (512 K x 8-Bit/256 K x 16-Bit)
CMOS 5.0 Volt-only, Boot Sector Flash Memory—Die Revision 1
DISTINCTIVE CHARACTERISTICS
s
Single power supply operation
— 5.0 volt-only operation for read, erase, and
program operations
— Minimizes system level requirements
s
Manufactured on 0.35 µm process technology
— Compatible with 0.5 µm Am29F400 device
s
High performance
— Acess time as fast as 70 ns
s
Low power consumption (typical values at 5
MHz)
— 1 µA standby mode current
— 20 mA read current (byte mode)
— 28 mA read current (word mode)
— 30 mA program/erase current
s
Flexible sector architecture
— One 16 Kbyte, two 8 Kbyte, one 32 Kbyte, and
seven 64 Kbyte sectors (byte mode)
— One 8 Kword, two 4 Kword, one 16 Kword, and
seven 32 Kword sectors (word mode)
— Supports full chip erase
— Sector Protection features:
A hardware method of locking a sector to
prevent any program or erase operations within
that sector
Sectors can be locked via programming
equipment
Temporary Sector Unprotect feature allows code
changes in previously locked sectors
s
Top or bottom boot block configurations
available
s
Embedded Algorithms
— Embedded Erase algorithm automatically
preprograms and erases the entire chip or any
combination of designated sectors
— Embedded Program algorithm automatically
writes and verifies data at specified addresses
s
Minimum 1,000,000 write cycle per sector
guaranteed
s
Compatibility with JEDEC standards
— Pinout and software compatible with single-
power-supply Flash
— Superior inadvertent write protection
s
Data# Polling and toggle bits
— Provides a software method of detecting
program or erase operation completion
s
Ready/Busy# pin (RY/BY#)
— Provides a hardware method of detecting
program or erase cycle completion
s
Erase Suspend/Erase Resume
— Suspends an erase operation to read data from,
or program data to, a sector that is not being
erased, then resumes the erase operation
s
Hardware reset pin (RESET#)
— Hardware method to reset the device to reading
array data
Publication#
21258
Rev:
B
Amendment/+1
Issue Date:
April 1998
S U P P L E M E N T
GENERAL DESCRIPTION
The Am29F400B in Known Good Die (KGD) form is a
4 Mbit, 5.0 volt-only Flash memory. AMD defines KGD
as standard product in die form, tested for functionality
and speed. AMD KGD products have the same relia-
bility and quality as AMD products in packaged form.
Am29F400B Features
The Am29F400B is a 4 Mbit, 5.0 volt-only Flash
memory organized as 524,288 bytes or 262,144 words.
The word-wide data (x16) appears on DQ15–DQ0; the
byte-wide (x8) data appears on DQ7–DQ0. This device
is designed to be programmed in-system with the
standard system 5.0 volt V
CC
supply. A 12.0 V V
PP
is
not required for write or erase operations. The device
can also be programmed in standard EPROM pro-
grammers.
This device is manufactured using AMD’s 0.35 µm
process technology, and offers all the features and ben-
efits of the Am29F400, which was manufactured using
0.5 µm process technology.
To eliminate bus contention the device has separate
chip enable (CE#), write enable (WE#) and output
enable (OE#) controls.
The device requires only a
single 5.0 volt power sup-
ply
for both read and write functions. Internally gener-
ated and regulated voltages are provided for the
program and erase operations.
The device is entirely command set compatible with the
JEDEC single-power-supply Flash standard.
Com-
mands are written to the command register using
standard microprocessor write timings. Register con-
tents serve as input to an internal state-machine that
controls the erase and programming circuitry. Write
cycles also internally latch addresses and data needed
for the programming and erase operations. Reading
data out of the device is similar to reading from other
Flash or EPROM devices.
Device programming occurs by executing the program
command sequence. This initiates the
Embedded
Program
algorithm—an internal algorithm that auto-
matically times the program pulse widths and verifies
proper cell margin.
Device erasure occurs by executing the erase com-
mand sequence. This initiates the
Embedded Erase
algorithm—an internal algorithm that automatically
preprograms the array (if it is not already pro-
grammed) before executing the erase operation. Dur-
ing erase, the device automatically times the erase
pulse widths and verifies proper cell margin.
The host system can detect whether a program or
erase operation is complete by observing the RY/BY#
pin, or by reading the DQ7 (Data# Polling) and DQ6
(toggle)
status bits.
After a program or erase cycle has
been completed, the device is ready to read array data
or accept another command.
The
sector erase architecture
allows memory sectors
to be erased and reprogrammed without affecting the
data contents of other sectors. The device is fully
erased when shipped from the factory.
Hardware data protection
measures include a low
V
CC
detector that automatically inhibits write opera-
tions during power transitions. The
hardware sector
protection
feature disables both program and erase
operations in any combination of the sectors of mem-
ory. This can be achieved via programming equipment.
The
Erase Suspend
feature enables the user to put
erase on hold for any period of time to read data from,
or program data to, any sector that is not selected for
erasure. True background erase can thus be achieved.
The
hardware RESET# pin
terminates any operation
in progress and resets the internal state machine to
reading array data. The RESET# pin may be tied to the
system reset circuitry. A system reset would thus also
reset the device, enabling the system microprocessor
to read the boot-up firmware from the Flash memory.
The system can place the device into the
standby mode.
Power consumption is greatly reduced in this mode.
AMD’s Flash technology combines years of Flash
memory manufacturing experience to produce the
highest levels of quality, reliability and cost effectiveness.
The device electrically erases all bits within a sector
simultaneously via Fowler-Nordheim tunneling. The
data is programmed using hot electron injection.
ELECTRICAL SPECIFICATIONS
Refer to the Am29F400B data sheet, document
number 21505, for full electrical specifications on the
Am29F400B in KGD form.
2
Am29F400B Known Good Die
S U P P L E M E N T
PRODUCT SELECTOR GUIDE
Family Part Number
Speed Option
Max access time, ns (t
ACC
)
Max CE# access time, ns (t
CE
)
Max OE# access time, ns (t
OE
)
V
CC
= 5.0 V
±
5%
V
CC
= 5.0 V
±
10%
70
70
30
-75
-90
90
90
35
-120
120
120
50
Am29F400B KGD
DIE PHOTOGRAPH
DIE PAD LOCATIONS
Orientation relative
to leading edge of
tape and reel
9 8 7 6 5 4 3 2 1 43 42 41 40 39 38 37 36 35
10
11
12
34
33
32
AMD logo location
Orientation relative
to top left corner of
Gel-Pak
13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31
Am29F400B Known Good Die
3
S U P P L E M E N T
PAD DESCRIPTION
Pad
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
Signal
V
CC
DQ4
DQ12
DQ5
DQ13
DQ6
DQ14
DQ7
DQ15/A-1
V
SS
BYTE#
A16
A15
A14
A13
A12
A11
A10
A9
A8
WE#
RESET#
RY/BY#
A17
A7
A6
A5
A4
A3
A2
A1
A0
CE#
V
SS
OE#
DQ0
DQ8
DQ1
DQ9
DQ2
DQ10
DQ3
DQ11
Pad Center (mils)
X
0.00
7.22
13.45
19.59
25.82
31.96
38.19
44.33
50.56
58.61
60.50
60.50
60.13
53.99
48.28
42.14
36.43
30.29
24.58
18.34
12.63
2.54
–10.00
–25.79
–31.92
–37.63
–43.77
–49.48
–55.62
–61.33
–67.47
–67.84
–67.84
–67.84
–57.84
–49.86
–43.63
–37.49
–31.26
–25.12
–18.89
–12.75
–6.52
Y
0.00
0.00
0.00
0.00
0.00
0.00
0.00
0.00
0.00
–1.42
6.84
18.99
181.06
181.06
181.06
181.06
181.06
181.06
180.80
181.06
181.06
185.03
185.03
181.06
181.06
181.06
181.06
181.06
181.06
181.06
181.06
18.99
6.84
–4.00
–2.39
0.00
0.00
0.00
0.00
0.00
0.00
0.00
0.00
Pad Center (millimeters)
X
Y
0.0000
0.0000
0.1835
0.0000
0.3417
0.0000
0.4977
0.0000
0.6559
0.0000
0.8119
0.0000
0.9701
0.0000
1.1261
0.0000
1.2843
0.0000
1.4887
–0.0361
1.5367
0.1738
1.5367
0.4823
1.5274
4.5990
1.3714
4.5990
1.2264
4.5990
1.0704
4.5990
0.9254
4.5990
0.7694
4.5990
0.6244
4.5924
0.4659
4.5990
0.3209
4.5990
0.0646
4.6998
–0.2538
4.6998
–0.6546
4.5990
–0.8106
4.5990
–0.9556
4.5990
–1.1116
4.5990
–1.2566
4.5990
–1.4126
4.5990
–1.5576
4.5990
–1.7136
4.5990
–1.7229
0.4823
–1.7229
0.1738
–1.7229
–0.1015
–1.4691
–0.0608
–1.2664
0.0000
–1.1082
0.0000
–0.9522
0.0000
–0.7940
0.0000
–0.6380
0.0000
–0.4798
0.0000
–0.3238
0.0000
–0.1656
0.0000
Note:
The coordinates above are relative to the center of pad 1 and can be used to operate wire bonding equipment.
4
Am29F400B Known Good Die
S U P P L E M E N T
ORDERING INFORMATION
Standard Products
AMD standard products are available in several packages and operating ranges. The order number (Valid Combination) is
formed by a combination of the following:
Am29F400B
T
-75
DP
C
1
DIE REVISION
This number refers to the specific AMD manufacturing
process and product technology reflected in this
document. It is entered in the revision field of AMD
standard product nomenclature.
TEMPERATURE RANGE
C = Commercial (0°C to +70°C)
I = Industrial (–40°C to +85°C)
E = Extended (–55°C to +125°C)
PACKAGE TYPE AND
MINIMUM ORDER QUANTITY
DP = Waffle Pack
180 die per 5 tray stack
DG =
DT =
Gel-Pak
®
Die Tray
378 die per 6 tray stack
Surftape™ (Tape and Reel)
1800 per 7-inch reel
DW= Gel-Pak
®
Wafer Tray (sawn wafer on frame)
Call AMD sales office for minimum order
quantity
SPEED OPTION
See Valid Combinations
BOOT CODE SECTOR ARCHITECTURE
T = Top sector
B = Bottom sector
DEVICE NUMBER/DESCRIPTION
Am29F400B Known Good Die
4 Megabit (512 K x 8-Bit/256 K x 16-Bit) CMOS Flash Memory—Die Revision 1
5.0 Volt-only Program and Erase
Valid Combinations
Am29F400BT-75
Am29F400BB-75
Am29F400BT-90
Am29F400BB-90
Am29F400BT-120
Am29F400BB-120
DPC 1, DPI 1, DPE 1,
DGC 1, DGI 1, DGE 1,
DTC 1, DTI 1, DTE 1,
DWC 1, DWI 1, DWE 1
Valid Combinations
Valid Combinations list configurations planned to be sup-
ported in volume for this device. Consult the local AMD sales
office to confirm availability of specific valid combinations and
to check on newly released combinations.
Am29F400B Known Good Die
5
查看更多>
热门器件
热门资源推荐
器件捷径:
L0 L1 L2 L3 L4 L5 L6 L7 L8 L9 LA LB LC LD LE LF LG LH LI LJ LK LL LM LN LO LP LQ LR LS LT LU LV LW LX LY LZ M0 M1 M2 M3 M4 M5 M6 M7 M8 M9 MA MB MC MD ME MF MG MH MI MJ MK ML MM MN MO MP MQ MR MS MT MU MV MW MX MY MZ N0 N1 N2 N3 N4 N5 N6 N7 N8 NA NB NC ND NE NF NG NH NI NJ NK NL NM NN NO NP NQ NR NS NT NU NV NX NZ O0 O1 O2 O3 OA OB OC OD OE OF OG OH OI OJ OK OL OM ON OP OQ OR OS OT OV OX OY OZ P0 P1 P2 P3 P4 P5 P6 P7 P8 P9 PA PB PC PD PE PF PG PH PI PJ PK PL PM PN PO PP PQ PR PS PT PU PV PW PX PY PZ Q1 Q2 Q3 Q4 Q5 Q6 Q8 Q9 QA QB QC QE QF QG QH QK QL QM QP QR QS QT QV QW QX QY R0 R1 R2 R3 R4 R5 R6 R7 R8 R9 RA RB RC RD RE RF RG RH RI RJ RK RL RM RN RO RP RQ RR RS RT RU RV RW RX RY RZ
需要登录后才可以下载。
登录取消