首页 > 器件类别 > 存储 > 存储

CAT140169SWI-GT3

Supervisory Circuits SUP WITH 8K I2C EEPROM

器件类别:存储    存储   

厂商名称:ON Semiconductor(安森美)

厂商官网:http://www.onsemi.cn

下载文档
CAT140169SWI-GT3 在线购买

供应商:

器件:CAT140169SWI-GT3

价格:-

最低购买:-

库存:点击查看

点击购买

器件参数
参数名称
属性值
Brand Name
ON Semiconductor
是否无铅
不含铅
厂商名称
ON Semiconductor(安森美)
零件包装代码
SOIC
包装说明
SOP, SOP8,.25
针数
8
制造商包装代码
751BD
Reach Compliance Code
compliant
ECCN代码
EAR99
Factory Lead Time
1 week
Samacsys Description
Supervisory Circuits SUP WITH 8K I2C EEPROM
最大时钟频率 (fCLK)
0.4 MHz
数据保留时间-最小值
100
耐久性
1000000 Write/Erase Cycles
I2C控制字节
1010MMMR
JESD-30 代码
R-PDSO-G8
JESD-609代码
e4
长度
4.9 mm
内存密度
16384 bit
内存集成电路类型
EEPROM
内存宽度
1
湿度敏感等级
1
功能数量
1
端子数量
8
字数
16384 words
字数代码
16000
工作模式
SYNCHRONOUS
最高工作温度
85 °C
最低工作温度
-40 °C
组织
16KX1
封装主体材料
PLASTIC/EPOXY
封装代码
SOP
封装等效代码
SOP8,.25
封装形状
RECTANGULAR
封装形式
SMALL OUTLINE
并行/串行
SERIAL
峰值回流温度(摄氏度)
260
电源
3/5 V
编程电压
3 V
认证状态
Not Qualified
座面最大高度
1.75 mm
串行总线类型
I2C
最大待机电流
0.000017 A
最大压摆率
0.001 mA
最大供电电压 (Vsup)
5.5 V
最小供电电压 (Vsup)
2.5 V
标称供电电压 (Vsup)
3.3 V
表面贴装
YES
技术
CMOS
温度等级
INDUSTRIAL
端子面层
Nickel/Palladium/Gold (Ni/Pd/Au)
端子形式
GULL WING
端子节距
1.27 mm
端子位置
DUAL
处于峰值回流温度下的最长时间
40
宽度
3.9 mm
最长写入周期时间 (tWC)
5 ms
写保护
SOFTWARE
Base Number Matches
1
文档预览
CAT140xx
Voltage Supervisor with I
2
C Serial
CMOS EEPROM
FEATURES
Precision Power Supply Voltage Monitor
5V, 3.3V, 3V & 2.5V systems
7 threshold voltage options
Active High or Low Reset
Valid reset guaranteed at V
CC
= 1 V
Supports Standard and Fast I
2
C Protocol
16-Byte Page Write Buffer
Low power CMOS technology
1,000,000 Program/Erase cycles
100 year data retention
Industrial temperature range
RoHS-compliant 8-pin SOIC package
For Ordering Information details, see page 14.
DESCRIPTION
The CAT140xx (see table below) are memory and
supervisory solutions for microcontroller based systems. A
CMOS serial EEPROM memory and a system power
supervisor with brown-out protection are integrated
together. Memory interface is via both the standard
(100kHz) as well as fast (400kHz) I
2
C protocol.
The CAT140xx provides a precision V
CC
sense circuit
with two reset output options: CMOS active low output
or CMOS active high. The RESET output is active
whenever V
CC
is below the reset threshold or falls
below the reset threshold voltage.
The power supply monitor and reset circuit protect
system controllers during power up/down and against
brownout conditions. Seven reset threshold voltages
support 5V, 3.3V, 3V and 2.5V systems. If power
supply voltages are out of tolerance reset signals
become active, preventing the system microcontroller,
ASIC or peripherals from operating. Reset signals
become inactive typically 240ms after the supply
voltage exceeds the reset threshold level.
PIN CONFIGURATION
SOIC (W)
CAT14016 / 08 / 04 / 02
NC / NC / NC / A
0
NC / NC / A
1
/ A
1
NC / A
2
/ A
2
/ A
2
1
2
3
8
7
6
5
V
CC
RST/RST
SCL
SDA
MEMORY SIZE SELECTOR
Product
14002
14004
14008
14016
Memory density
2-Kbit
4-Kbit
8-Kbit
16-Kbit
V
SS
4
PIN FUNCTION
Pin Name
A0, A1, A2
SDA
SCL
¯¯¯¯
RST/RST
V
CC
V
SS
NC
Function
Device Address Inputs
Serial Data Input/Output
Serial Clock Input
Reset Output
Power Supply
Ground
No Connect
THRESHOLD SUFFIX SELECTOR
Nominal Threshold
Voltage
4.63V
4.38V
4.00V
3.08V
2.93V
2.63V
2.32V
Threshold Suffix
Designation
L
M
J
T
S
R
Z
© 2008 SCILLC. All rights reserved.
Characteristics subject to change without notice
1
Doc. No. MD-1117 Rev. B
CAT140xx
BLOCK DIAGRAM
V
CC
SDA
SCL
A0
A1
A2
EEPROM
VOLTAGE
DETECTOR
RST or RST
V
SS
ABSOLUTE MAXIMUM RATINGS
(1)
Parameters
Storage Temperature
Voltage on Any Pin with Respect to Ground
RELIABILITY CHARACTERISTICS
(3)
Symbol
NEND
(4)
(2)
Ratings
-65 to +150
-0.5 to +6.5
Units
°C
V
Parameter
Endurance
Data Retention
Min
1,000,000
100
Units
Program/ Erase Cycles
Years
TDR
D.C. OPERATING CHARACTERISTICS
V
CC
= +2.5V to +5.5V unless otherwise specified.
Symbol
I
CC
I
SB
I
L
V
IL
V
IH
V
OL
Parameter
Supply Current
Standby Current
I/O Pin Leakage
Input Low Voltage
Input High Voltage
Output Low Voltage
SDA
-0.5
V
CC
x 0.7
10
8
Min.
Limits
Typ.
Max.
1
22
17
2
V
CC
x 0.3
V
CC
+ 0.5
0.4
V
CC
2.5 V, I
OL
= 3.0 mA
Test Condition
Read or Write at 400kHz
V
CC
< 5.5V; All I/O Pins at V
SS
or V
CC
V
CC
< 3.6V; All I/O Pins at V
SS
or V
CC
Pin at GND or V
CC
Units
mA
μA
μA
V
V
V
Notes:
(1) Stresses above those listed under “Absolute Maximum Ratings” may cause permanent damage to the device. These are stress ratings
only, and functional operation of the device at these or any other conditions outside of those listed in the operational sections of this
specification is not implied. Exposure to any absolute maximum rating for extended periods may affect device performance and reliability.
(2) The DC input voltage on any pin should not be lower than -0.5 V or higher than V
CC
+ 0.5 V. During transitions, the voltage on any pin may
undershoot to no less than -1.5 V or overshoot to no more than V
CC
+ 1.5 V, for periods of less than 20 ns.
(3) These parameters are tested initially and after a design or process change that affects the parameter according to appropriate AEC-Q100
and JEDEC test methods.
(4) Page Mode, V
CC
= 5 V, 25°C
Doc. No. MD-1117 Rev. B
2
© 2008 SCILLC. All rights reserved.
Characteristics subject to change without notice
CAT140xx
A.C. CHARACTERISTICS (MEMORY)
(1)
V
CC
= 2.5V to 5.5V, T
A
= -40°C to 85°C, unless otherwise specified.
Symbol
F
SCL
t
HD:STA
t
LOW
t
HIGH
t
SU:STA
t
HD:DAT
t
SU:DAT
t
R
t
F
(2)
(2)
Parameter
Clock Frequency
START Condition Hold Time
Low Period of SCL Clock
High Period of SCL Clock
START Condition Setup Time
Data In Hold Time
Data In Setup Time
SDA and SCL Rise Time
SDA and SCL Fall Time
STOP Condition Setup Time
Bus Free Time Between STOP and START
SCL Low to Data Out Valid
Data Out Hold Time
Noise Pulse Filtered at SCL and SDA Inputs
Write Cycle Time
Power-up to Ready Mode
Standard
Min
Max
100
4
4.7
4
4.7
0
250
1000
300
4
4.7
3.5
100
100
5
1
Fast
Min
Max
400
0.6
1.3
0.6
0.6
0
100
300
300
0.6
1.3
0.9
100
100
5
1
Units
kHz
µs
µs
µs
µs
µs
ns
ns
ns
µs
µs
µs
ns
ns
ms
ms
t
SU:STO
t
BUF
t
AA
t
DH
T
i
t
PU
(2)
t
WR
(2, 3)
Notes
:
(1)
(2)
(3)
Test conditions according to “A.C. Test Conditions” table.
Tested initially and after a design or process change that affects this parameter.
t
PU
is the delay between the time V
CC
is stable and the device is ready to accept commands.
A.C. TEST CONDITIONS
Input Levels
Input Rise and Fall Times
Input Reference Levels
Output Reference Levels
Output Load
0.2 x V
CC
to 0.8 x V
CC
50 ns
0.3 x V
CC
, 0.7 x V
CC
0.5 x V
CC
Current Source: I
OL
= 3 mA; C
L
= 100 pF
© 2008 SCILLC. All rights reserved.
Characteristics subject to change without notice
3
Doc. No. MD-1117 Rev. B
CAT140xx
ELECTRICAL CHARACTERISTICS (SUPERVISORY FUNCTION)
V
CC
= Full range, T
A
= -40ºC to +85ºC unless otherwise noted. Typical values at T
A
= +25ºC and V
CC
= 5V for
L/M/J versions, V
CC
= 3.3V for T/S versions, V
CC
= 3V for R version and V
CC
= 2.5V for Z version.
Symbol
V
TH
Parameter
Reset Threshold Voltage
Threshold
L
M
J
T
S
R
Z
Conditions
T
A
= +25ºC
T
A
= -40ºC to +85ºC
T
A
= +25ºC
T
A
= -40ºC to +85ºC
T
A
= +25ºC
T
A
= -40ºC to +85ºC
T
A
= +25ºC
T
A
= -40ºC to +85ºC
T
A
= +25ºC
T
A
= -40ºC to +85ºC
T
A
= +25ºC
T
A
= -40ºC to +85ºC
T
A
= +25ºC
T
A
= -40ºC to +85ºC
Min
4.56
4.50
4.31
4.25
3.93
3.89
3.04
3.00
2.89
2.85
2.59
2.55
2.28
2.25
Min
Typ
(1)
30
V
CC
= V
TH
to (V
TH
-100mV)
T
A
= -40ºC to +85ºC
V
CC
= V
TH
min, I
SINK
= 1.2 mA
R/S/T/Z
V
CC
= V
TH
min, I
SINK
= 3.2 mA
J/L/M
V
CC
> 1.0V, I
SINK
= 50µA
¯¯¯¯¯¯
RESET Output Voltage High
(Push-pull, active LOW,
CAT140xx9)
RESET Output Voltage Low
V
OL
(Push-pull, active HIGH,
CAT140xx1)
RESET Output Voltage High
V
OH
Notes:
(1)
(2)
Production testing done at T
A
= +25ºC; limits over temperature guaranteed by design only.
RESET output for the CAT140xx9; RESET output for the CAT140xx1.
Typ
4.63
4.38
4.00
3.08
2.93
2.63
2.32
Max
4.70
4.75
4.45
4.50
4.06
4.10
3.11
3.15
2.96
3.00
2.66
2.70
2.35
2.38
Max
Units
V
Symbol Parameter
Reset Threshold Tempco
t
RPD
t
PURST
V
CC
to Reset Delay
(2)
Reset Active Timeout Period
¯¯¯¯¯¯
RESET Output Voltage Low
(Push-pull, active LOW,
CAT140xx9)
V
OL
Conditions
Units
ppm/ºC
µs
20
140
240
460
0.3
0.4
0.3
0.8V
CC
ms
V
V
OH
V
CC
= V
TH
max, I
SOURCE
= -500µA
R/S/T/Z
V
CC
= V
TH
max, I
SOURCE
= -800µA
J/L/M
V
CC
> V
TH
max, I
SINK
= 1.2mA
R/S/T/Z
V
CC
> V
TH
max, I
SINK
= 3.2mA
J/L/M
1.8V < V
CC
V
TH
min,
I
SOURCE
= -150µA
V
V
CC
- 1.5
0.3
V
0.4
(Push-pull, active HIGH,
CAT140xx1)
0.8V
CC
V
Doc. No. MD-1117 Rev. B
4
© 2008 SCILLC. All rights reserved.
Characteristics subject to change without notice
CAT140xx
PIN DESCRIPTION
¯¯¯¯¯¯
RESET/RESET :
RESET OUTPUT
This output is available in two versions: CMOS
Active Low (CAT140xx9) and CMOS Active High
(CAT140xx1). Both versions are push-pull outputs
for high efficiency.
SDA:
SERIAL DATA ADDRESS
The Serial Data I/O pin receives input data and
transmits data stored in EEPROM. In transmit mode,
this pin is open drain. Data is acquired on the
positive edge, and is delivered on the negative edge
of SCL.
SCL:
SERIAL CLOCK
The Serial Clock input pin accepts the Serial Clock
generated by the Master.
A0, A1, A2:
Device Address Inputs
The Address inputs set the device address when
cascading multiple devices. When not driven, these
pins are pulled LOW internally.
and remains asserted for at least 140ms (t
PURST
) after
the power supply voltage has risen above the threshold.
Reset output timing is shown in Figure 1.
The CAT140xx devices protect
μPs
against brownout
failure. Short duration V
CC
transients of 4μsec or less
and 100mV amplitude typically do not generate a Reset
pulse.
Figure 2 shows the maximum pulse duration of negative-
going V
CC
transients that do not cause a reset condition.
As the amplitude of the transient goes further below the
threshold (increasing V
TH
- V
CC
), the maximum pulse
duration decreases. In this test, the V
CC
starts from
an initial voltage of 0.5V above the threshold and
drops below it by the amplitude of the overdrive voltage
(V
TH
- V
CC
).
TRANSIENT DURATION [µs]
T
AMB
= 25ºC
DEVICE OPERATION
The CAT140xx products combine the accurate
voltage monitoring capabilities of a standalone
voltage supervisor with the high quality and reliability
of standard EEPROMs from Catalyst Semiconductor.
RESET CONTROLLER DESCRIPTION
The reset signal is asserted LOW for the CAT140xx9
and HIGH for the CAT140xx1 when the power
supply voltage falls below the threshold trip voltage
CAT140xxZ
CAT140xxM
RESET OVERDRIVE V
TH
- V
CC
[mV]
Figure 2. Maximum Transient Duration Without
Causing a Reset Pulse vs. Overdrive Voltage
V
TH
V
CC
V
RVALID
t
PURST
t
RPD
t
PURST
t
RPD
RESE T
CAT140xx9
RESE T
CAT140xx1
Figure 1. RESET Output Timing
© 2008 SCILLC. All rights reserved.
Characteristics subject to change without notice
5
Doc. No. MD-1117 Rev. B
查看更多>
热门器件
热门资源推荐
器件捷径:
E0 E1 E2 E3 E4 E5 E6 E7 E8 E9 EA EB EC ED EE EF EG EH EI EJ EK EL EM EN EO EP EQ ER ES ET EU EV EW EX EY EZ F0 F1 F2 F3 F4 F5 F6 F7 F8 F9 FA FB FC FD FE FF FG FH FI FJ FK FL FM FN FO FP FQ FR FS FT FU FV FW FX FY FZ G0 G1 G2 G3 G4 G5 G6 G7 G8 G9 GA GB GC GD GE GF GG GH GI GJ GK GL GM GN GO GP GQ GR GS GT GU GV GW GX GZ H0 H1 H2 H3 H4 H5 H6 H7 H8 HA HB HC HD HE HF HG HH HI HJ HK HL HM HN HO HP HQ HR HS HT HU HV HW HX HY HZ I1 I2 I3 I4 I5 I6 I7 IA IB IC ID IE IF IG IH II IK IL IM IN IO IP IQ IR IS IT IU IV IW IX J0 J1 J2 J6 J7 JA JB JC JD JE JF JG JH JJ JK JL JM JN JP JQ JR JS JT JV JW JX JZ K0 K1 K2 K3 K4 K5 K6 K7 K8 K9 KA KB KC KD KE KF KG KH KI KJ KK KL KM KN KO KP KQ KR KS KT KU KV KW KX KY KZ
需要登录后才可以下载。
登录取消