首页 > 器件类别 > 无源元件

D2TO035C20R00FRE3

Thick Film Resistors - SMD D2TO 35 C 20U 1% R500 e3

器件类别:无源元件   

厂商名称:Vishay(威世)

厂商官网:http://www.vishay.com

下载文档
D2TO035C20R00FRE3 在线购买

供应商:

器件:D2TO035C20R00FRE3

价格:-

最低购买:-

库存:点击查看

点击购买

器件参数
参数名称
属性值
产品种类
Product Category
Thick Film Resistors - SMD
制造商
Manufacturer
Vishay(威世)
电阻
Resistance
20 Ohms
功率额定值
Power Rating
35 W
容差
Tolerance
1 %
温度系数
Temperature Coefficient
150 PPM / C
电压额定值
Voltage Rating
250 V
工作温度范围
Operating Temperature Range
- 55 C to + 175 C
类型
Type
High Power Resistor
高度
Height
4.5 mm
长度
Length
10.1 mm
封装 / 箱体
Package / Case
TO-263 (D2PAK)
产品
Product
Thick Film Resistors SMD
工厂包装数量
Factory Pack Quantity
500
端接类型
Termination Style
SMD/SMT
宽度
Width
8.8 mm
文档预览
D2TO35
www.vishay.com
Vishay Sfernice
Surface Mount Power Resistor
Thick Film Technology
FEATURES
AEC-Q200 qualified
• 35 W at 25 °C case temperature
• Surface mounted resistor - TO-263 (D
2
PAK)
style package
• Wide resistance range from 0.01
to 550 k
• Non inductive
• Resistor isolated from metal tab
• Solder reflow secure at 270 °C/10 s
• Material categorization: for definitions of compliance
please see
www.vishay.com/doc?99912
DESIGN SUPPORT TOOLS
click logo to get started
Models
Available
DIMENSIONS
in millimeters
1.25
10.5
4.5
8.7
7.8 min.
1.6
5.15
8.1
0.2
10.1
8.8
7.6
2.8
2.2
1.6
0.3
2
4.5
5.08
5
2.40
0.26
1.25
Footprint recommendation for
solderable contact area:
11.00
1.50
6.50
15.4
4.00
4.02
8.00
2.49
Tolerance: ± 0.3 mm
Notes
• For the assembly on board, we recommend the lead (Pb)-free thermal profile as per J-STD-020C
• Power dissipation is 3.5 W at an ambient temperature of 25 °C when mounted on a double sided copper board using FR4 HTG, 70 μm of
copper, 39 mm x 30 mm x 1.6 mm, with thermal vias
STANDARD ELECTRICAL SPECIFICATIONS
MODEL
D2TO35
SIZE
TO-263
RESISTANCE
RANGE
0.01 to 550K
RATED POWER LIMITING ELEMENT
TOLERANCE
P
25 °C
VOLTAGE
U
L
±%
W
V
35
500
1, 2, 5, 10
TEMPERATURE
COEFFICIENT
± ppm/°C
150, 250, 700, 1100
CRITICAL
RESISTANCE
7.14K
MECHANICAL SPECIFICATIONS
Mechanical Protection
Resistive Element
Substrate
Connections
Weight
Molded
Thick film
Alumina
Tinned copper
2.2 g max.
TECHNICAL SPECIFICATIONS
Power Rating and
Thermal Resistance
of the Component
Temperature Coefficient
Standard
Dielectric Strength
IEC 60115-1
Insulation Resistance
Inductance
35 W at 25 °C (case
temperature)
R
TH (j - c)
: 4.28 °C/W
See Special Feature table
± 150 ppm/°C
2000 V
RMS
- 1 min - 10 mA max.
(between terminals and board)
10
6
M
0.1 μH
ENVIRONMENTAL SPECIFICATIONS
Temperature Range
Flammability
-55 °C to +175 °C
IEC 60695-11-5
2 applications 30 s
separated by 60 s
DIMENSIONS
Standard Package
TO-263 style
(D
2
PAK)
Revision: 29-Mar-16
Document Number: 51058
1
For technical questions, contact:
sferfixedresistors@vishay.com
THIS DOCUMENT IS SUBJECT TO CHANGE WITHOUT NOTICE. THE PRODUCTS DESCRIBED HEREIN AND THIS DOCUMENT
ARE SUBJECT TO SPECIFIC DISCLAIMERS, SET FORTH AT
www.vishay.com/doc?91000
D2TO35
www.vishay.com
Vishay Sfernice
0.010
0.045
± 1 % at ± 10 %
± 1100 ppm/°C
± 700 ppm/°C
± 250 ppm/°C
± 150 ppm/°C
0.1
0.5
SPECIAL FEATURES
Resistance Values
Tolerances
Requirement Temperature Coefficient (TCR)
(-55 °C +150 °C)
IEC 60115-1
PERFORMANCE
TESTS
Momentary Overload
CONDITIONS
IEC 60115-1 §4.13
1.7 Pr 5 s for
R
< 2
1.4 Pr 5 s for
R
2
US < 1.5 UL
IEC 60115-1
1000 h, 90/30 Pr at +25 °C
AEC-Q200 REV D conditions:
MIL-STD-202 method 108
1000 h, +175 °C, unpowered
Pre-conditioning 3 reflows according
JESTD020D
IEC 60068-2-14 test Na
1000 cycles, -55 °C, +175 °C
Dwell time - 15 min
AEC-Q200 REV D conditions:
MIL-STD-202 method 106
10 cycles, 24 h, unpowered
AEC-Q200 REV D conditions:
MIL-STD-202 method 103
1000 h, 85 °C, 85% RH
AEC-Q200 REV D conditions:
Pre-conditioning 3 reflows according
JESTD020D
MIL-STD-202 method 108
2000 h, 90/30, powered, +125 °C
AEC-Q200 REV D conditions:
AEC-Q200-002
25 kV
AD
AEC-Q200 REV D conditions:
MIL-STD-202 method 204
5
g’s
for 20 min, 12 cycles
test from 10 Hz to 2000 Hz
AEC-Q200 REV D conditions:
MIL-STD-202 method 213
100
g’s,
6 ms, 3.75 m/s
3 shocks/direction
AEC-Q200 REV D conditions:
AEC-Q200-005
bending 2 mm, 60 s
AEC-Q200 REV D conditions:
AEC-Q200-006
1.8 kgf, 60 s
REQUIREMENTS
± (0.25 % + 0.005
)
Load Life
High Temperature Exposure
± (1 % + 0.005
)
± (0.25 % + 0.005
)
Temperature Cycling
± (0.5 % + 0.005
)
Moisture Resistance
± (0.5 % + 0.005
)
± (1 % + 0.005
)
Biased Humidity
Operational Life
± (1 % + 0.005
)
ESD Human Body Model
± (0.5 % + 0.005
)
Vibration
± (0.5 % + 0.005
)
Mechanical Shock
± (0.5 % + 0.005
)
Board Flex
± (0.25 % + 0.01
)
± (0.25 % + 0.01
)
Terminal Strength
ASSEMBLY SPECIFICATIONS
For the assembly on board, we recommend the lead (Pb)-free thermal profile as per J-STD-020C
TESTS
Resistance to Soldering Heat
CONDITIONS
IEC 60115-1
IEC 60068-2-58
Solder bath method: 270 °C/10 s
IPC/JEDEC
®
J-STD-020C
85 °C/85 % RH/168 h
REQUIREMENTS
± (0.5 % + 0.005
)
Level: 1
+ pass requirements of TCR
overload and dielectric strength after MSL
Moisture Sensitivity Level (MSL)
Revision: 29-Mar-16
Document Number: 51058
2
For technical questions, contact:
sferfixedresistors@vishay.com
THIS DOCUMENT IS SUBJECT TO CHANGE WITHOUT NOTICE. THE PRODUCTS DESCRIBED HEREIN AND THIS DOCUMENT
ARE SUBJECT TO SPECIFIC DISCLAIMERS, SET FORTH AT
www.vishay.com/doc?91000
D2TO35
www.vishay.com
CHOICE OF THE BOARD
The user must choose the board according to the working conditions of the component (power, room temperature). Maximum
working temperature must not exceed 175 °C. The dissipated power is simply calculated by the following ratio:
1
T
P =
-------------------------------------------------------------------------------------------
R
TH (j - c)
+ R
TH (c - h)
+ R
TH (h - a)
Vishay Sfernice
P:
T:
Expressed in W
Difference between maximum working temperature and room temperature or fluid cooling temperature
R
TH (j - c)
: Thermal resistance value measured between resistive layer and outer side of the resistor. It is the thermal resistance
of the component: 4.28 °C/W.
R
TH (c - h)
: Thermal resistance value measured between outer side of the resistor and upper side of the board. This is the thermal
resistance of the solder layer.
R
TH (h - a)
: Thermal resistance of the board.
Example:
R
TH (c - h)
+ R
TH (h - a)
for D2TO35 power rating 3.5 W at ambient temperature +25 °C.
Thermal resistance R
TH (j - c)
: 4.28 °C/W
Considering equation
(1)
we have:
T
= 175 °C - 25 °C = 150 °C
R
TH (j - c)
+ R
TH (c - h)
+ R
TH (h - a)
=
T/P
= 150/3.5 = 42.8 °C/W
R
TH (c - h)
+ R
TH (h - a)
= 42.8 °C/W - 4.28 °C/W = 38.52 °C/W
Single Pulse:
These informations are for a single pulse on a cold resistor at 25 °C (not already used for a dissipation) and for pulses of
100 ms maximum duration.
The formula used to calculate
E
is:
U
-
E
=
P
x
t
=
-------
x
t
R
2
with:
E
(J): Pulse energy
P
(W): Pulse power
t
(s): Pulse duration
U
(V): Pulse voltage
R
(W): Resistor
The energy calculated must be less: than that allowed by the graph.
Revision: 29-Mar-16
Document Number: 51058
3
For technical questions, contact:
sferfixedresistors@vishay.com
THIS DOCUMENT IS SUBJECT TO CHANGE WITHOUT NOTICE. THE PRODUCTS DESCRIBED HEREIN AND THIS DOCUMENT
ARE SUBJECT TO SPECIFIC DISCLAIMERS, SET FORTH AT
www.vishay.com/doc?91000
D2TO35
www.vishay.com
OVERLOADS
In any case the applied voltage must be lower than the
maximum overload voltage of 750 V. The values indicated
on the graph below are applicable to resistors in air or
mounted onto a board.
Vishay Sfernice
POWER RATING
The temperature of the case should be maintained within the
limits specified.
120
100
RATED POWER IN %
ENERGY CURVE
100
75
ENERGY IN JOULES
10
50
1
0.1
25
0.01
0
0
20
40
60
80
100
120
140
160 175
CASE TEMPERATURE IN °C
0.001
10
-7
10
-6
10
-5
10
-4
10
-3
10
-2
10
-1
OVERLOAD DURATION IN s
PACKAGING
• Reel
• Tube
• Tape dimensions (mm) for reel:
5.3
16
POWER CURVE
100 000
POWER IN W
10 000
16.4
24
1000
11
MARKING
100
10
-7
10
-6
10
-5
10
-4
10
-3
10
-2
10
-1
Model, style, resistance value (in
),
tolerance (in %),
manufacturing date, Vishay Sfernice trademark
OVERLOAD DURATION IN s
Revision: 29-Mar-16
Document Number: 51058
4
For technical questions, contact:
sferfixedresistors@vishay.com
THIS DOCUMENT IS SUBJECT TO CHANGE WITHOUT NOTICE. THE PRODUCTS DESCRIBED HEREIN AND THIS DOCUMENT
ARE SUBJECT TO SPECIFIC DISCLAIMERS, SET FORTH AT
www.vishay.com/doc?91000
D2TO35
www.vishay.com
Vishay Sfernice
C
100 k
RESISTANCE
VALUE
±1%
TOLERANCE
F=±1%
G=±2%
J=±5%
K = ± 10 %
XXX
CUSTOM DESIGN
Optional on request:
shape, etc.
e3
LEAD (Pb)-FREE
ORDERING INFORMATION
D2TO
MODEL
35
STYLE
CONNECTIONS
SAP PART NUMBERING GUIDELINES
D
2
T
O
0
3
5
C
R
2
0
0
0
K
R
E
3
GLOBAL
MODEL
D2TO
SIZE
035
LEADS
C
= surface mount
OHMIC VALUE
The first four digits are
significant figures and the
last digit specifies the
number of zeros to follow.
R designates decimal
point.
48R70
= 48.7

48701
= 48 700

10002
= 100 000

R0100
= 0.01

R6800
= 0.68

27000
= 2700
= 2.7 k
TOLERANCE
F
=1%
G
=2%
J
=5%
K
= 10 %
PACKAGING
R
= reel 500 pieces
T
= tube 50 pieces
LEAD (Pb)-FREE
E3
= pure tin
Revision: 29-Mar-16
Document Number: 51058
5
For technical questions, contact:
sferfixedresistors@vishay.com
THIS DOCUMENT IS SUBJECT TO CHANGE WITHOUT NOTICE. THE PRODUCTS DESCRIBED HEREIN AND THIS DOCUMENT
ARE SUBJECT TO SPECIFIC DISCLAIMERS, SET FORTH AT
www.vishay.com/doc?91000
查看更多>
热门器件
热门资源推荐
器件捷径:
S0 S1 S2 S3 S4 S5 S6 S7 S8 S9 SA SB SC SD SE SF SG SH SI SJ SK SL SM SN SO SP SQ SR SS ST SU SV SW SX SY SZ T0 T1 T2 T3 T4 T5 T6 T7 T8 T9 TA TB TC TD TE TF TG TH TI TJ TK TL TM TN TO TP TQ TR TS TT TU TV TW TX TY TZ U0 U1 U2 U3 U4 U6 U7 U8 UA UB UC UD UE UF UG UH UI UJ UK UL UM UN UP UQ UR US UT UU UV UW UX UZ V0 V1 V2 V3 V4 V5 V6 V7 V8 V9 VA VB VC VD VE VF VG VH VI VJ VK VL VM VN VO VP VQ VR VS VT VU VV VW VX VY VZ W0 W1 W2 W3 W4 W5 W6 W7 W8 W9 WA WB WC WD WE WF WG WH WI WJ WK WL WM WN WO WP WR WS WT WU WV WW WY X0 X1 X2 X3 X4 X5 X7 X8 X9 XA XB XC XD XE XF XG XH XK XL XM XN XO XP XQ XR XS XT XU XV XW XX XY XZ Y0 Y1 Y2 Y4 Y5 Y6 Y9 YA YB YC YD YE YF YG YH YK YL YM YN YP YQ YR YS YT YX Z0 Z1 Z2 Z3 Z4 Z5 Z6 Z8 ZA ZB ZC ZD ZE ZF ZG ZH ZJ ZL ZM ZN ZP ZR ZS ZT ZU ZV ZW ZX ZY
需要登录后才可以下载。
登录取消