Semiconductor
April 1999
T
UCT
DUC
ROD TE PRO 747
TE P
OLE UBSTITU 00-442-7
OBS LE S
1-8
m
SIB lications arris.co
S
pp
A PO
@h
FOR Central A centapp
call r email:
o
DG526, DG527,
DG528, DG529
Analog CMOS
Latchable Multiplexers
Features
• Direct RESET
• TTL and CMOS Compatible Address and Enable
Inputs
• Maximum Power Supply Rating . . . . . . . . . . . . . . . . 44V
• Break-Before-Make Switching
• Alternate Source
Description
The DG526, DG527, DG528, and DG529 are CMOS
Monolithic 16-Channel/Dual 4-Channel Analog Multiplexers.
Each device has on-chip address and control latches to sim-
plify design in microprocessor based applications. The DG526
uses 4 address lines to control its 16 channels; the DG527,
DG528 both use 3 address lines to control their 8 channels;
and the DG529 uses 2 address lines to control its 4 channels.
The enable pin is used to enable the address latches during
the WR pulse. It can be hard wired to the logic supply if one of
the channels will always be used (except during a reset) or it
can be tied to address decoding circuitry for memory mapped
operation. The RS pin is used to clear all latches regardless of
the state of any other latch or control line. The WR pin is used
to transfer the state of the address control lines to their
latches, except during a reset or when EN is low.
A channel in the ON state conducts signals equally well in
both directions. In the OFF state each channel blocks volt-
ages up to the supply rails. The address inputs, WR, RS and
the enable input are TTL and CMOS compatible over the full
specified operation temperature range.
Applications
• Data Acquisition Systems
• Communication Systems
• Automatic Test Equipment
• Microprocessor Controlled Systemd
Part Number Information
PART
NUMBER
DG526AK
DG526AK/883B
DG526BK
DG526BY
DG526CJ
DG526CK
DG526CY
DG527AK
DG527AK/883B
DG527BK
DG527BY
DG527CJ
DG527CK
DG527CY
TEMP.
RANGE (
o
C)
-55 to 125
-55 to 125
-25 to 85
-25 to 85
0 to 70
0 to 70
0 to 70
-55 to 125
-55 to 125
-25 to 85
-25 to 85
0 to 70
0 to 70
0 to 70
PACKAGE
28 Ld CERDIP
28 Ld CERDIP
28 Ld CERDIP
28 Ld SOIC
28 Ld PDIP
28 Ld CERDIP
28 Ld SOIC
28 Ld CERDIP
28 Ld CERDIP
28 Ld CERDIP
28 Ld SOIC
28 Ld PDIP
28 Ld CERDIP
28 Ld SOIC
PKG. NO.
F28.6
F28.6
F28.6
M28.3
E28.6
F28.6
M28.3
F28.6
F28.6
F28.6
M28.3
E28.6
F28.6
M28.3
PART
NUMBER
DG528AK
DG528AK/883B
DG528BK
DG528BY
DG528CJ
DG528CK
DG528CY
DG529AK
DG529AK/883B
DG529BK
DG529BY
DG529CJ
DG529CK
DG529CY
TEMP.
RANGE (
o
C)
-55 to 125
-55 to 125
-25 to 85
-25 to 85
0 to 70
0 to 70
0 to 70
-55 to 125
-55 to 125
-25 to 85
-25 to 85
0 to 70
0 to 70
0 to 70
PACKAGE
18 Ld CERDIP
18 Ld CERDIP
18 Ld CERDIP
18 Ld SOIC
18 Ld PDIP
18 Ld CERDIP
18 Ld SOIC
18 Ld CERDIP
18 Ld CERDIP
18 Ld CERDIP
18 Ld SOIC
18 Ld PDIP
18 Ld CERDIP
18 Ld SOIC
PKG. NO.
F18.3
F18.3
F18.3
M18.3
E18.3
F18.3
M18.3
F18.3
F18.3
F18.3
M18.3
E18.3
F18.3
M18.3
CAUTION: These devices are sensitive to electrostatic discharge. Users should follow proper IC Handling Procedures.
Copyright
©
Harris Corporation 1999
File Number
3139.2
12-1
DG526, DG527, DG528, DG529
Pinouts
DG526
(PDIP, CERDIP, SOIC)
TOP VIEW
V+ 1
NC 2
RS 3
S
16
4
S
15
5
S
14
6
S
13
7
S
12
8
S
11
9
S
10
10
S
9
11
GND 12
WR 13
A
3
14
28 D
27 V-
26 S
8
25 S
7
24 S
6
23 S
5
22 S
4
21 S
3
20 S
2
19 S
1
18 EN
17 A
0
16 A
1
15 A
2
DG527
(PDIP, CERDIP, SOIC)
TOP VIEW
V+ 1
D
B
2
RS 3
S
8B
4
S
7B
5
S
6B
6
S
5B
7
S
4B
8
S
3B
9
S
2B
10
S
1B
11
GND 12
WR 13
NC 14
28 D
B
27 V-
26 S
8A
25 S
7A
24 S
6A
23 S
5A
22 S
4A
21 S
3A
20 S
2A
19 S
1A
18 EN
17 A
0
16 A
1
15 A
2
DG528
(PDIP, CERDIP, SOIC)
TOP VIEW
WR 1
A
0
2
EN 3
V- 4
S
1
5
S
2
6
S
3
7
S
4
8
D 9
18 RS
17 A
1
16 A
2
15 GND
14 V+
13 S
5
12 S
6
11 S
7
10 S
8
DG529
(PDIP, CERDIP, SOIC)
TOP VIEW
WR 1
A
0
2
EN 3
V- 4
S
1A
5
S
2A
6
S
3A
7
S
4A
8
D
A
9
18 RS
17 A
1
16 GND
15 V+
14 S
1B
13 S
2B
12 S
3B
11 S
4B
10 D
B
12-2
DG526, DG527, DG528, DG529
Functional Diagrams
DG526
16-CHANNEL SINGLE ENDED MULTIPLEXER
V+
V-
GND
DG527
DIFFERENTIAL 8-CHANNEL MULTIPLEXER
V+
V-
GND
S
1
S
2
S
3
S
4
S
5
S
6
S
7
S
8
S
9
S
10
S
11
S
12
S
13
S
14
S
15
S
16
RS
WR
DECODER LOGIC AND LATCHES
D
S
1A
S
2A
S
3A
S
4A
S
5A
S
6A
S
7A
S
8A
S
1B
S
2B
S
3B
S
4B
S
5B
S
6B
S
7B
S
8B
RS
WR
DECODER LOGIC AND LATCHES
D
B
D
A
A
3
A
2
A
1
A
0
EN
A
2
A
1
A
0
EN
DG528
8-CHANNEL SINGLE ENDED MULTIPLEXER
V+
V-
GND
DG529
DUAL 4-CHANNEL MULTIPLEXER
V+
V-
GND
S
1
S
2
S
3
S
4
S
5
S
6
S
7
S
8
D
S
1A
S
2A
S
3A
S
4A
S
1B
S
2B
S
3B
S
4B
D
B
D
A
DECODER LOGIC AND LATCHES
LATCHES
RS
WR
WR
DECODER LOGIC AND LATCHES
DECODER LOGIC
LATCHES
RS
A
2
A
1
A
0
EN
A
0
A
0
EN
12-3
DG526, DG527, DG528, DG529
Schematic Diagrams
LOGIC INTERFACE AND LEVEL SHIFTER
V+
+
LOGIC
TRIP
POINT
REF
GND
A
X
, EN,
RS, WR
-
TO
DECODER
V-
DECODER AND SWITCH
V+
S
X
A
X
‘
EN‘
RS‘
WR‘
D
X
V+
DE-
CODER
V-
12-4
DG526, DG527, DG528, DG529
Absolute Maximum Ratings
V+ to V-. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . +44V
V- to Ground . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .-25V
V
IN
to Ground (Note 1) . . . . . . . . . . . . . . . . . . . . (V- - 2V), (V+ + 2V)
V
S
or V
D
to V+ (Note 1) . . . . . . . . . . . . . . . . . . . . . . . . +2V, (V- - 2V)
V
S
or V
D
to V- (Note 1). . . . . . . . . . . . . . . . . . . . . . . . -2V, (V+ + 2V)
Current, Any Terminal Except S or D . . . . . . . . . . . . . . . . . . . . 30mA
Continuous Current, S or D . . . . . . . . . . . . . . . . . . . . . . . . . . . 20mA
Peak Current, S or D . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 40mA
(Pulsed at 1ms, 10% Duty Cycle Max)
Thermal Information
Thermal Resistance (Typical, Note 1)
θ
JA
(
o
C/W)
θ
JC
(
o
C/W)
18 Ld PDIP Package . . . . . . . . . . . . . .
90
N/A
18 Ld CERDIP Package . . . . . . . . . . .
75
22
18 Ld SOIC Package . . . . . . . . . . . . . .
95
N/A
28 Ld PDIP Package . . . . . . . . . . . . . .
60
N/A
28 Ld CERDIP Package . . . . . . . . . . .
55
18
28 Ld SOIC Package . . . . . . . . . . . . . .
70
N/A
Maximum Junction Temperature
Ceramic Packages. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 175
o
C
Plastic Packages . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 150
o
C
Maximum Storage Temperature Range
C Suffix . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .-65
o
C to 125
o
C
A and B Suffix . . . . . . . . . . . . . . . . . . . . . . . . . . . .-65
o
C to 150
o
C
Maximum Lead Temperature (Soldering 10s) . . . . . . . . . . . . . 300
o
C
(SOIC - Lead Tips Only)
Operating Conditions
Operating Temperature
C Suffix . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .0
o
C to 70
o
C
B Suffix . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . -25
o
C to 85
o
C
A Suffix . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . -55
o
C to 125
o
C
CAUTION: Stresses above those listed in “Absolute Maximum Ratings” may cause permanent damage to the device. This is a stress only rating and operation of
the device at these or any other conditions above those indicated in the operational sections of this specification is not implied.
NOTE:
1.
θ
JA
is measured with the component mounted on an evaluation PC board in free air.
Electrical Specifications
(Note 3) V+ = +15V, V- = -15V, GND = 0V, WR = 0V, RS = 2.4V, EN = 2.4V, T
A
= 25
o
C,
Unless Otherwise Specified
A SUFFIX
B AND C SUFFIX
MAX
MIN
(NOTE 2)
TYP
MAX
UNITS
PARAMETER
DYNAMIC
Switching Time DG526,
of Multiplexer, DG527
t
TRANSITION
DG528,
DG529
Break-Before-
Make Interval,
t
OPEN
DG526,
DG527
DG528,
DG529
DG526,
DG527
DG528,
DG529
DG526,
DG527
DG528,
DG529
DG526,
DG527
DG528,
DG529
Logic Input
Capacitance,
C
IN
DG526,
DG527
DG528,
DG529
DG526,
DG527
DG528,
DG529
V
S
= 0V
(NOTE 6)
TEST CONDITIONS
MIN
(NOTE 2)
TYP
See Figure 3 (Note 7)
See Figure 3
See Figure 4
-
-
-
-
0.65
0.6
0.2
0.2
0.7
1
0.4
0.4
55
68
6
2.5
10
5
1
1
-
-
1.5
1.5
1
1
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
0.65
0.6
0.2
0.2
0.7
1
0.4
0.4
55
68
6
2.5
10
5
-
-
-
-
-
-
-
-
-
-
-
-
-
-
µs
µs
µs
µs
µs
µs
µs
µs
dB
dB
pF
pF
pF
pF
Enable and
Write Turn-ON
Time,
t
ON
(EN, WR)
Enable and
Reset Turn
OFF Time,
t
OFF
(EN, RS)
Off Isolation,
OIRR
See Figures 1, 6 (Note 7)
See Figures 5, 6 (Note 7)
See Figures 2, 7 (Note 7)
See Figures 5, 6 (Note 7)
V
EN
= 0V, R = 1kΩ, C
L
= 15pF,
V
S
= 7V
RMS
, f = 500kHz (Note 4)
-
-
-
-
-
-
f = 1MHz
-
-
V
EN
= 0V,
f = 140kHz
-
-
Source OFF
Capacitance,
C
S(OFF)
12-5
