首页 > 器件类别 > 无源元件 > 振荡器

DSC1233NL2-2M300000B

LVDS Output Clock Oscillator

器件类别:无源元件    振荡器   

厂商名称:Microchip(微芯科技)

厂商官网:https://www.microchip.com

下载文档
器件参数
参数名称
属性值
Objectid
7311276797
Reach Compliance Code
compliant
Country Of Origin
Thailand
YTEOL
6.42
其他特性
STANDBY; ENABLE/DISABLE FUNCTION; DIFFERENTIAL OUTPUT; TR
最长下降时间
0.22 ns
频率调整-机械
NO
频率稳定性
25%
安装特点
SURFACE MOUNT
标称工作频率
2.3 MHz
最高工作温度
105 °C
最低工作温度
-40 °C
振荡器类型
LVDS
输出负载
100 OHM
物理尺寸
7.0mm x 5.0mm x 0.9mm
最长上升时间
0.22 ns
最大供电电压
3.63 V
最小供电电压
2.25 V
表面贴装
YES
最大对称度
52/48 %
文档预览
DSC12X2/3/4
High Performance Differential MEMS Oscillators
Features
• Very Low RMS Phase Jitter: <650 fs (typ.)
• High Stability: ±20 ppm, ±25 ppm, ±50 ppm
• Wide Temperature Range:
- Automotive: –40°C to +125°C (DSC12x3
LVDS Only)
- Extended Industrial: –40°C to +105°C
- Industrial: –40°C to +85°C
- Commercial: –20°C to +70°C
• Supports LVPECL, LVDS, or HCSL Differential
Outputs
• PCIe Gen1-5 Compliant Output
• Wide Frequency Range: 2.5 MHz to 450 MHz
• Small Industry-Standard Footprints
- 2.5 mm x 2.0 mm
- 3.2 mm x 2.5 mm
- 5.0 mm x 3.2 mm
- 7.0 mm x 5.0 mm
• Excellent Shock and Vibration Immunity
- Qualified to MIL-STD-883
• High Reliability
- 20x Better MTF than Quartz Oscillators
• Supply Range of 2.25V to 3.63V
• Standby, Frequency Select, and Output Enable
Functions
• Lead-Free and RoHS-Compliant
General Description
The DSC12x2/3/4 family of high performance
oscillators utilizes the latest generation of silicon
MEMS technology that reduces close-in noise and
provides excellent jitter and stability over a wide range
of supply voltages and temperatures. By eliminating
the need for quartz or SAW technology, MEMS
oscillators significantly enhance reliability and
accelerate product development, while meeting
stringent clock performance criteria for a variety of
communications, storage, and networking applications.
The DSC12x2/3/4 family features a control function on
pin 1 or pin 2 that permits either a standby feature
(complete power down when STDBY is low), output
enable (output is tri-stated with OE low), or a frequency
select (choice of two frequencies selected by FS
high/low). See the
Product Identification System
section for detailed information.
All oscillators are available in industry-standard
packages, including the small 2.5 mm x 2.0 mm, and
are “drop-in” replacements for standard 6-pin
LVPECL/LVDS/HCSL crystal oscillators.
Package Types
DSC12
X
2/3/4
6-Lead CDFN/VDFN
OE/STDBY/FS
NC
GND
1
2
6
5
VDD
CLK–
CLK+
Applications
Storage Area Networks
Passive Optical Networks
10/100G Ethernet
HD/SD/SDI Video and Surveillance
PCI Express Gen 1/2/3/4
Display Port
3
4
NC
OE/STDBY/FS
GND
1
2
6
5
VDD
CLK–
CLK+
3
4
2020 Microchip Technology Inc.
DS20006011B-page 1
DSC12X2/3/4
Functional Block Diagrams
Pin 1
OE/STDBY/FS
DIGITAL
CONTROL
SUPPLY
REGULATION
Pin 6
VDD
Pin 2
NC
MEMS
RESONATOR
TEMP SENSOR +
CONTROL &
COMPENSATION
PLL
OUTPUT
DIV
Pin 5
CLK–
Pin 4
CLK+
Pin 3
GND
Pin 1
NC
DIGITAL
CONTROL
SUPPLY
REGULATION
Pin 6
VDD
Pin 2
OE/STDBY/FS
MEMS
RESONATOR
TEMP SENSOR +
CONTROL &
COMPENSATION
PLL
OUTPUT
DIV
Pin 5
CLK–
Pin 4
CLK+
Pin 3
GND
DS20006011B-page 2
2020 Microchip Technology Inc.
DSC12X2/3/4
1.0
ELECTRICAL CHARACTERISTICS
Absolute Maximum Ratings †
Supply Voltage .......................................................................................................................................... –0.3V to +4.0V
Input Voltage .................................................................................................................................... –0.3V to V
DD
+ 0.3V
ESD Protection (HBM) ...............................................................................................................................................4 kV
ESD Protection (MM) ................................................................................................................................................400V
ESD Protection (CDM) ............................................................................................................................................1.5 kV
† Notice:
Stresses above those listed under “Absolute Maximum Ratings” may cause permanent damage to the device.
This is a stress rating only and functional operation of the device at those or any other conditions above those indicated
in the operational sections of this specification is not intended. Exposure to maximum rating conditions for extended
periods may affect device reliability.
ELECTRICAL CHARACTERISTICS
Electrical Characteristics:
V
DD
= 2.5V ±10% or 3.3V±10%; T
A
= –40°C to +105°C, unless noted.
Parameter
Supply Voltage
Symbol
V
DD
Min.
2.25
Supply Current
I
DD
Standby Current
I
STDBY_
Δf
Frequency Stability
Aging
Startup Time
Δf
t
SU
V
IH
Input Logic Levels
V
IL
Output Disable Time
Output Enable Time
Enable Pull-Up Resistor
LVPECL (DSC12x2)
Frequency
Output Logic Levels
V
OL
Peak-to-Peak Output Swing
Output Transition Time
V
PP
t
R
t
F
f
0
V
OH
2.5
V
DD
1.145
800
200
250
450
V
DD
1.695
250
300
V
mV
ps
R
L
= 50Ω
Single-Ended
20% to 80%, R
L
= 50Ω
MHz
t
DA
t
EN
0.75 x
V
DD
Typ.
50
32
40
23
2.5
5.5
1.5
Max.
3.63
Units
V
Conditions
Note 1
LVPECL, f
OUT
= 100 MHz
LVDS, f
OUT
= 100 MHz
mA
HCSL, f
OUT
= 100 MHz
Output disabled (tri-state),
f
OUT
= 100 MHz
5
±20
±25
±50
±5
±1
6
0.25 x
V
DD
25
6
350
μA
Input pin = STDBY = Asserted
(V
DD
= 3.3V)
Includes frequency variations due
to initial tolerance, temp., and
power supply voltage
First year @ 25°C
Per year after first year
From 90% V
DD
to valid clock
output, T = +25°C,
Note 2
Input logic high
ppm
ppm
ms
V
Input logic low
ns
ms
ns
Note 3
STDBY
OE
Pull-up resistor on pin 1,
Note 4
2020 Microchip Technology Inc.
DS20006011B-page 3
DSC12X2/3/4
ELECTRICAL CHARACTERISTICS (CONTINUED)
Electrical Characteristics:
V
DD
= 2.5V ±10% or 3.3V±10%; T
A
= –40°C to +105°C, unless noted.
Parameter
Output Duty Cycle
Period Jitter RMS
Period Jitter Peak-to-Peak
Integrated Phase Noise
(Random)
LVDS (DSC12x3)
Frequency
Output Offset Voltage
Peak-to-Peak Output Swing
Output Transition Time
Output Duty Cycle
Period Jitter RMS
Period Jitter Peak-to-Peak
Period Jitter RMS
Period Jitter Peak-to-Peak
Integrated Phase Noise
(Random)
HCSL (DSC12x4)
Frequency
Output Logic Levels
Peak-to-Peak Output Swing
Output Transition Time
Output Duty Cycle
Period Jitter RMS
Period Jitter Peak-to-Peak
f
0
V
OH
V
OL
V
PP
t
R
t
F
SYM
J
PER
J
PTP
2.3
0.64
200
250
48
Integrated Phase Noise
(Random)
J
PH
750
260
370
2
16
0.617
0.460
0.212
450
0.1
400
500
52
ps
RMS
MHz
V
mV
ps
%
ps
ps
R
L
= 50Ω
Single-Ended
20% to 80%, R
L
= 50Ω
Differential
f
0
= 100.00 MHz, 10k cycles
f
0
= 100.00 MHz, 10k cycles
12 kHz to 20 MHz @100 MHz
T
A
= –40°C to +105°C
100 kHz to 20 MHz @100 MHz
T
A
= –40°C to +105°C
1.875 MHz to 20 MHz @100 MHz
T
A
= –40°C to +105°C
f0
V
OS
V
PP
t
R
t
F
SYM
J
PER
J
PTP
J
PER
J
PTP
2.3
1.15
250
120
48
J
PH
0.9
1.25
350
170
2.5
20
3
25
0.65
450
1.35
450
220
52
ps
RMS
MHz
V
mV
ps
%
ps
ps
ps
ps
R = 100Ω Differential
Single-Ended
20% to 80%, R
L
= 100Ω
Differential
f
0
= 156.25 MHz, 10k cycles
f
0
= 156.25 MHz, 10k cycles
f
0
= 156.25 MHz,
T
A
= –40°C to +125°C
f
0
= 156.25 MHz,
T
A
= –40°C to +125°C
12 kHz to 20 MHz @156.25 MHz
T
A
= –40°C to +105°C
2 kHz to 20 MHz @156.25 MHz
TA = –40°C to +125°C
Symbol
SYM
J
PER
J
PTP
J
PH
Min.
48
Typ.
2.0
20
0.65
Max.
52
Units
%
ps
ps
Conditions
Differential
f
0
= 156.25 MHz, 10k cycles
f
0
= 156.25 MHz, 10k cycles
ps
RMS
12 kHz to 20 MHz @156.25 MHz
DS20006011B-page 4
2020 Microchip Technology Inc.
DSC12X2/3/4
ELECTRICAL CHARACTERISTICS (CONTINUED)
Electrical Characteristics:
V
DD
= 2.5V ±10% or 3.3V±10%; T
A
= –40°C to +105°C, unless noted.
Parameter
Symbol
T
J
J
RMS-CCHF
Phase Jitter
J
RMS-CCHF
J
RMS-CC
Note 1:
2:
3:
4:
5:
Min.
Typ.
3.42
0.247
0.08
0.107
0.107
0.043
Max.
86
3.1
3.0
1.0
0.5
0.15
Units
ps
PP
ps
RMS
ps
RMS
Conditions
PCIe Gen1.1, T
J
= D
J
+14.069 x
R
J
(BER 10
–12
),
Note 5
PCIe Gen2.1, 1.5 MHz to Nyquist,
Note 5
PCIe Gen 2.1, 10 kHz to 1.5 MHz,
Note 5
PCIe Gen 3.0,
Note 5
ps
RMS
PCIe Gen 4.0, 16 GHz,
Note 5
PCIe Gen 5.0, 32 GHz,
Note 5
V
DD
pin should be filtered with a 0.1
μF
capacitor.
t
SU
is the time to 100 ppm stable output frequency after V
DD
is applied and outputs are enabled.
t
DA
: See the Output Waveforms and the
Test Circuits
sections for more information.
Output is enabled if pad is floated (not connected).
Jitter limits are established by Gen1.1, Gen 2.1, Gen 3.0, Gen 4.0, and Gen 5.0 PCIe standards.
2020 Microchip Technology Inc.
DS20006011B-page 5
查看更多>
热门器件
热门资源推荐
器件捷径:
S0 S1 S2 S3 S4 S5 S6 S7 S8 S9 SA SB SC SD SE SF SG SH SI SJ SK SL SM SN SO SP SQ SR SS ST SU SV SW SX SY SZ T0 T1 T2 T3 T4 T5 T6 T7 T8 T9 TA TB TC TD TE TF TG TH TI TJ TK TL TM TN TO TP TQ TR TS TT TU TV TW TX TY TZ U0 U1 U2 U3 U4 U6 U7 U8 UA UB UC UD UE UF UG UH UI UJ UK UL UM UN UP UQ UR US UT UU UV UW UX UZ V0 V1 V2 V3 V4 V5 V6 V7 V8 V9 VA VB VC VD VE VF VG VH VI VJ VK VL VM VN VO VP VQ VR VS VT VU VV VW VX VY VZ W0 W1 W2 W3 W4 W5 W6 W7 W8 W9 WA WB WC WD WE WF WG WH WI WJ WK WL WM WN WO WP WR WS WT WU WV WW WY X0 X1 X2 X3 X4 X5 X7 X8 X9 XA XB XC XD XE XF XG XH XK XL XM XN XO XP XQ XR XS XT XU XV XW XX XY XZ Y0 Y1 Y2 Y4 Y5 Y6 Y9 YA YB YC YD YE YF YG YH YK YL YM YN YP YQ YR YS YT YX Z0 Z1 Z2 Z3 Z4 Z5 Z6 Z8 ZA ZB ZC ZD ZE ZF ZG ZH ZJ ZL ZM ZN ZP ZR ZS ZT ZU ZV ZW ZX ZY
需要登录后才可以下载。
登录取消