Preliminary
EMC646SP16K
4Mx16 CellularRAM AD-MUX
Document Title
4Mx16 bit CellularRAM AD-MUX
Revision History
Revision No.
0.0
History
Initial Draft
Draft Date
July 13,2007
Remark
Preliminary
Emerging Memory & Logic Solutions Inc.
4F Korea Construction Financial Cooperative B/D, 301-1 Yeon-Dong, Jeju-Si, Jeju-Do, Rep.of Korea
Tel : +82-64-740-1700 Fax : +82-64-740-1749~1750 / Homepage : www.emlsi.com
Zip Code : 690-717
1
The attached datasheets are provided by EMLSI reserve the right to change the specifications and products. EMLSI will answer to
your questions about device. If you have any questions, please contact the EMLSI office.
Preliminary
EMC646SP16K
4Mx16 CellularRAM AD-MUX
x16 Burst, Multiplexed Address/Data
FEATURES
- 16-bit multiplexed address/data bus
- Sigle device supports asynchrous and burst operation
- Vcc, VccQ voltages:
1.7V.1.95V VCC
1.7V.1.95V VCCQ
- Random access time: 70ns
- Burst mode READ and WRITE access:
4, 8, 16, or 32 words, or continuous burst
Burst wrap or sequential
Max clock rate: 104 MHz (tCLK = 9.62ns) , 133MHz(tCLK = 7.5ns)
Burst initial latency: 38.5ns (4 clocks) @ 104 MHz ,
37.5ns(5 clocks) @ 133 MHz
tACLK: 7ns @ 104 MHz , 5.5ns @ 133 MHz
- Low power consumption:
Asynchronous READ: <25mA
Initial access, burst READ:
(38.5ns [4 clocks] @ 104 MHz) <35mA
Continuous burst READ: <30mA
Initial access, burst READ:
(37.5ns [5 clocks] @ 133 MHz) <40mA
Continuous burst READ: <35mA
- Low-power features
On-chip temperature compensated self refresh (TCSR)
Partial array refresh (PAR)
- Operating temperature range:
Wireless -30°C to +85°C
OPTIONS
- Configuration: 64Mb (4 megabit x 16)
- Vcc core / VccQ I/O voltage supply: 1.8V
- Timing: 70ns access
- Frequency: 83 MHz, 104 MHz, 133 MHz
- Standby current at 85°C
Low Low Power : 140µA(max)
Low Power
: 160µA(max)
Standard
: 180µA(max)
2
Preliminary
EMC646SP16K
4Mx16 CellularRAM AD-MUX
Table of Contents
Features..............................................................................................................................................................................................
Options...........................................................................................................................................................................................
General Description............................................................................................................................................................................
Functional Description........................................................................................................................................................................
Power-Up Initialization....................................................................................................................................................................
Bus Operating Modes.........................................................................................................................................................................
Asynchronous Mode.......................................................................................................................................................................
Burst Mode Operation....................................................................................................................................................................
Mixed-Mode Operation ..................................................................................................................................................................
WAIT Operation .............................................................................................................................................................................
LB# / UB# Operation......................................................................................................................................................................
Low-Power Operation......... ...............................................................................................................................................................
Standby Mode Operation ...............................................................................................................................................................
Temperature Compensated Refresh..............................................................................................................................................
Partial Array Refresh .....................................................................................................................................................................
Registers.............................................................................................................................................................................................
Access Using CRE ........................................................................................................................................................................
Software Access ............................................................................................................................................................................
Bus Configuration Register.............................................................................................................................................................
Burst Length (BCR[2:0]) Default = Continuous Burst ................................................................................................................
Burst Wrap (BCR[3]) Default = No Wrap ...................................................................................................................................
Drive Strength (BCR[5:4]) Default = Outputs Use Half-Drive Strength ......................................................................................
WAIT Polarity (BCR[10]) Default = WAIT Active HIGH..............................................................................................................
Initial Access Latency (BCR[14]) Default = Variable..................................................................................................................
Operating Mode (BCR[15]) Default = Asynchronous Operation................................................................................................
Refresh Configuration Register......................................................................................................................................................
Device Identification Register.........................................................................................................................................................
Electrical Characteristics....................................................................................................................................................................
Timing Requirements..........................................................................................................................................................................
Timing Diagrams.................................................................................................................................................................................
2
2
6
9
9
10
10
12
15
15
15
16
16
16
16
17
17
21
23
24
24
25
26
26
28
28
29
30
32
36
3
Preliminary
EMC646SP16K
4Mx16 CellularRAM AD-MUX
List of Figures
Figure 1:
Figure 2:
Figure 3:
Figure 4:
Figure 5:
Figure 6:
Figure 7:
Figure 8:
Figure 9:
Figure 10:
Figure 11:
Figure 12:
Figure 13:
Figure 14:
Figure 15:
Figure 16:
Figure 17:
Figure 18:
Figure 19:
Figure 20:
Figure 21:
Figure 22:
Figure 23:
Figure 24:
Figure 25:
Figure 26:
Figure 27:
Figure 28:
Figure 29:
Figure 30:
Figure 31:
Figure 32:
Figure 33:
Figure 34:
Figure 35:
Figure 36:
Figure 37:
Figure 38:
Functional Block Diagram - 4 Meg x 16 .............................................................................................................................
Power-Up Initialization Timing ...........................................................................................................................................
READ Operation ................................................................................................................................................................
WRITE Operation ..............................................................................................................................................................
Burst Mode READ(4-word burst)........................................................................................................................................
Burst Mode WRITE (4-word burst)......................................................................................................................................
Refresh Collision During Variable-Latency READ Operation .............................................................................................
Wired-OR WAIT Configuration ...........................................................................................................................................
Configuration Register WRITE, Asynchronous Mode, Followed by READ ARRAY Operation ..........................................
Configuration Register WRITE, Synchronous Mode, Followed by READ ARRAY Operation ............................................
Register READ, Asynchronous Mode, Followed by READ ARRAY Operation ..................................................................
Register READ, Synchronous Mode, Followed by READ ARRAY Operation ....................................................................
Load Configuration Register ..............................................................................................................................................
Read Configuration Register .............................................................................................................................................
Bus Configuration Register Definition ................................................................................................................................
WAIT Configuration During Burst Operation ......................................................................................................................
Latency Counter (Variable Initial Latency, No Refresh Collision) .......................................................................................
Latency Counter (Fixed Latency) .......................................................................................................................................
Refresh Configuration Register Mapping ...........................................................................................................................
AC Input / Output Reference Waveform ............................................................................................................................
AC Output Load Circuit ......................................................................................................................................................
Initialization Period ............................................................................................................................................................
Asynchronous READ .........................................................................................................................................................
Single-Access Burst READ Operation - Variable Latency .................................................................................................
4-Word Burst READ Operation - Variable Latency .............................................................................................................
Single-Access Burst READ Operation - Fixed Latency ......................................................................................................
4-Word Burst READ Operation - Fixed Latency .................................................................................................................
Burst READ Terminate at End-of-Row (Wrap off) ..............................................................................................................
Burst READ Row Boundary Crossing ................................................................................................................................
Asynchronous WRITE .......................................................................................................................................................
Burst WRITE Operation - Variable Latency Mode .............................................................................................................
Burst WRITE Operation - Fixed Latency Mode ..................................................................................................................
Burst WRITE Terminate at End-of-Row (Wrap off) ............................................................................................................
Burst WRITE Row Boundary Crossing ..............................................................................................................................
Burst WRITE Followed by Burst READ ..............................................................................................................................
Asynchronous WRITE Followed by Burst READ ...............................................................................................................
Burst READ Followed by Asynchronous WRITE ...............................................................................................................
Asynchronous WRITE Followed by Asynchronous READ .................................................................................................
6
9
11
11
12
13
14
15
17
18
19
20
22
22
23
26
27
27
28
31
31
36
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
4
Preliminary
EMC646SP16K
4Mx16 CellularRAM AD-MUX
List of Tables
Table 1:
Table 2:
Table 3:
Table 4:
Table 5:
Table 6:
Table 7:
Table 8:
Table 9:
Table 10:
Table 11:
Table 12:
Table 13:
Table 14:
Table 15:
Table 16:
Signal Descriptions .........................................................................................................................................................
Bus Operations ...............................................................................................................................................................
Sequence and Burst Length ...........................................................................................................................................
Drive Strength .................................................................................................................................................................
Variable Latency Configuration Codes.............................................................................................................................
Fixed Latency Configuration Codes.................................................................................................................................
Address Patterns for PAR(RCR[4] =1).............................................................................................................................
Device Identification Register Mapping ...........................................................................................................................
Absolute Maximum Ratings ............................................................................................................................................
Electrical Characteristics and Operating Conditions .......................................................................................................
Capacitance ....................................................................................................................................................................
Asynchronous READ Cycle Timing Requirements .........................................................................................................
Burst READ Cycle Timing Requirements ........................................................................................................................
Asynchronous WRITE Cycle Timing Requirements ........................................................................................................
Burst WRITE Cycle Timing Requirements ......................................................................................................................
Initialization Timing Parameters ......................................................................................................................................
7
8
24
25
26
27
29
29
30
30
31
32
33
34
35
36
5
下载中心专版
