首页 > 器件类别 > 半导体 > 可编程逻辑器件

EP1C6F324I6ES

FPGA, 5980 CLBS, 275 MHz, PQFP144
现场可编程门阵列, 5980 CLBS, 275 MHz, PQFP144

器件类别:半导体    可编程逻辑器件   

厂商名称:Altera (Intel)

下载文档
器件参数
参数名称
属性值
功能数量
1
端子数量
144
最大供电/工作电压
1.58 V
最小供电/工作电压
1.42 V
额定供电电压
1.5 V
加工封装描述
22 X 22 MM, 0.50 MM PITCH, LEAD FREE, TQFP-144
状态
ACTIVE
包装形状
SQUARE
包装尺寸
FLATPACK, LOW PROFILE, FINE PITCH
表面贴装
Yes
端子形式
GULL WING
端子间距
0.5000 mm
端子涂层
TIN LEAD
端子位置
QUAD
包装材料
PLASTIC/EPOXY
组织
5980 CLBS
最大FCLK时钟频率
275 MHz
可配置逻辑模块数量
5980
可编程逻辑类型
FIELD PROGRAMMABLE GATE ARRAY
文档预览
Section I. Cyclone FPGA
Family Data Sheet
This section provides designers with the data sheet specifications for
Cyclone
®
devices. The chapters contain feature definitions of the internal
architecture, configuration and JTAG boundary-scan testing information,
DC operating conditions, AC timing parameters, a reference to power
consumption, and ordering information for Cyclone devices.
This section contains the following chapters:
Chapter 1. Introduction
Chapter 2. Cyclone Architecture
Chapter 3. Configuration & Testing
Chapter 4. DC & Switching Characteristics
Chapter 5. Reference & Ordering Information
Revision History
Refer to each chapter for its own specific revision history. For information
on when each chapter was updated, refer to the Chapter Revision Dates
section, which appears in the complete handbook.
Altera Corporation
Section I–1
Preliminary
Revision History
Cyclone Device Handbook, Volume 1
Section I–2
Preliminary
Altera Corporation
1. Introduction
C51001-1.4
Introduction
The Cyclone
®
field programmable gate array family is based on a 1.5-V,
0.13-μm, all-layer copper SRAM process, with densities up to 20,060 logic
elements (LEs) and up to 288 Kbits of RAM. With features like phase-
locked loops (PLLs) for clocking and a dedicated double data rate (DDR)
interface to meet DDR SDRAM and fast cycle RAM (FCRAM) memory
requirements, Cyclone devices are a cost-effective solution for data-path
applications. Cyclone devices support various I/O standards, including
LVDS at data rates up to 640 megabits per second (Mbps), and 66- and
33-MHz, 64- and 32-bit peripheral component interconnect (PCI), for
interfacing with and supporting ASSP and ASIC devices. Altera also
offers new low-cost serial configuration devices to configure Cyclone
devices.
The following shows the main sections in the Cyclone FPGA Family Data
Sheet:
Section
Page
Features . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 1–2
Functional Description . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 2–1
Logic Array Blocks. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 2–3
Logic Elements . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 2–5
MultiTrack Interconnect . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 2–12
Embedded Memory. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 2–18
Global Clock Network & Phase-Locked Loops. . . . . . . . . . . 2–29
I/O Structure . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 2–39
Power Sequencing & Hot Socketing . . . . . . . . . . . . . . . . . . . . 2–55
IEEE Std. 1149.1 (JTAG) Boundary Scan Support . . . . . . . . . . 3–1
SignalTap II Embedded Logic Analyzer . . . . . . . . . . . . . . . . . 3–5
Configuration . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 3–5
Operating Conditions . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 4–1
Power Consumption . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 4–8
Timing Model . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 4–9
Software. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 5–1
Device Pin-Outs . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 5–1
Ordering Information . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 5–1
Altera Corporation
January 2007
1–1
Preliminary
Cyclone Device Handbook, Volume 1
Features
The Cyclone device family offers the following features:
2,910 to 20,060 LEs, see
Table 1–1
Up to 294,912 RAM bits (36,864 bytes)
Supports configuration through low-cost serial configuration device
Support for LVTTL, LVCMOS, SSTL-2, and SSTL-3 I/O standards
Support for 66- and 33-MHz, 64- and 32-bit PCI standard
High-speed (640 Mbps) LVDS I/O support
Low-speed (311 Mbps) LVDS I/O support
311-Mbps RSDS I/O support
Up to two PLLs per device provide clock multiplication and phase
shifting
Up to eight global clock lines with six clock resources available per
logic array block (LAB) row
Support for external memory, including DDR SDRAM (133 MHz),
FCRAM, and single data rate (SDR) SDRAM
Support for multiple intellectual property (IP) cores, including
Altera
®
MegaCore
®
functions and Altera Megafunctions Partners
Program (AMPP
SM
) megafunctions.
Table 1–1. Cyclone Device Features
Feature
LEs
M4K RAM blocks (128
×
36 bits)
Total RAM bits
PLLs
Maximum user I/O pins
(1)
Note to
Table 1–1:
(1)
This parameter includes global clock pins.
EP1C3
2,910
13
59,904
1
104
EP1C4
4,000
17
78,336
2
301
EP1C6
5,980
20
92,160
2
185
EP1C12
12,060
52
239,616
2
249
EP1C20
20,060
64
294,912
2
301
1–2
Preliminary
Altera Corporation
January 2007
Features
Cyclone devices are available in quad flat pack (QFP) and space-saving
FineLine
®
BGA packages (see
Table 1–2
through
1–3).
Table 1–2. Cyclone Package Options & I/O Pin Counts
Device
EP1C3
EP1C4
EP1C6
EP1C12
EP1C20
Notes to
Table 1–2:
(1)
(2)
TQFP: thin quad flat pack.
PQFP: plastic quad flat pack.
Cyclone devices support vertical migration within the same package (i.e., designers can migrate between the
EP1C3 device in the 144-pin TQFP package and the EP1C6 device in the same package)
100-Pin TQFP 144-Pin TQFP 240-Pin PQFP
256-Pin
324-Pin
400-Pin
(1)
(1), (2)
(1)
FineLine BGA FineLine BGA FineLine BGA
65
104
249
98
185
173
185
185
249
233
301
301
Vertical migration means you can migrate a design from one device to
another that has the same dedicated pins, JTAG pins, and power pins, and
are subsets or supersets for a given package across device densities. The
largest density in any package has the highest number of power pins; you
must use the layout for the largest planned density in a package to
provide the necessary power pins for migration.
For I/O pin migration across densities, cross-reference the available I/O
pins using the device pin-outs for all planned densities of a given package
type to identify which I/O pins can be migrated. The Quartus
®
II
software can automatically cross-reference and place all pins for you
when given a device migration list. If one device has power or ground
pins, but these same pins are user I/O on a different device that is in the
migration path,the Quartus II software ensures the pins are not used as
user I/O in the Quartus II software. Ensure that these pins are connected
to the appropriate plane on the board. The Quartus II software reserves
I/O pins as power pins as necessary for layout with the larger densities
in the same package having more power pins.
Altera Corporation
January 2007
1–3
Preliminary
查看更多>
视音频编解码技术
一、 视音频编码国际标准化组织及其压缩标准介绍 国际上有两个负责视音频编码的标准化组织,一个是V...
xyh_521 安防电子
要是某天不免费了咋办?
如题? 要是某天不免费了咋办? 说啥呢?我咋看的一头雾水? 免费开源啊,要是学了之后,再不免费...
白手梦想家 嵌入式系统
进程退出导致断网
请教大侠,在wince中进行Socket编程,在进程退出时会导致系统断网,有谁知道这是什么原因吗? ...
pat0615 嵌入式系统
【我与雅特力】+当外面关上一扇门,这里就开启了新的一扇门!
翻开朋友圈,似乎最近讨论最多的事情就是华为被太平洋对岸制裁的事情。 那么这时候,我们这些电子工程...
myjcl 国产芯片交流
受控24V和受控0V的问题
设计一台机器,通过安全继电器来控制气源 想请问是控制24V好呢,还是控制0V好? 好像国内很少...
eeleader-mcu 工控电子
[转]丁类音频放大器设计:概念、原理和方法
作者:Eric Gaalaas 丁类放大器首次提出于1958年,近些年已逐渐流行起来。那...
dontium ADI参考电路
热门器件
热门资源推荐
器件捷径:
L0 L1 L2 L3 L4 L5 L6 L7 L8 L9 LA LB LC LD LE LF LG LH LI LJ LK LL LM LN LO LP LQ LR LS LT LU LV LW LX LY LZ M0 M1 M2 M3 M4 M5 M6 M7 M8 M9 MA MB MC MD ME MF MG MH MI MJ MK ML MM MN MO MP MQ MR MS MT MU MV MW MX MY MZ N0 N1 N2 N3 N4 N5 N6 N7 N8 NA NB NC ND NE NF NG NH NI NJ NK NL NM NN NO NP NQ NR NS NT NU NV NX NZ O0 O1 O2 O3 OA OB OC OD OE OF OG OH OI OJ OK OL OM ON OP OQ OR OS OT OV OX OY OZ P0 P1 P2 P3 P4 P5 P6 P7 P8 P9 PA PB PC PD PE PF PG PH PI PJ PK PL PM PN PO PP PQ PR PS PT PU PV PW PX PY PZ Q1 Q2 Q3 Q4 Q5 Q6 Q8 Q9 QA QB QC QE QF QG QH QK QL QM QP QR QS QT QV QW QX QY R0 R1 R2 R3 R4 R5 R6 R7 R8 R9 RA RB RC RD RE RF RG RH RI RJ RK RL RM RN RO RP RQ RR RS RT RU RV RW RX RY RZ
需要登录后才可以下载。
登录取消