首页 > 器件类别 > 半导体 > 分立半导体

EPC2050ENGRT

TRANS GAN 350V BUMPED DIE

器件类别:半导体    分立半导体   

厂商名称:EPC

器件标准:

下载文档
器件参数
参数名称
属性值
FET 类型
N 沟道
技术
GaNFET(氮化镓)
漏源电压(Vdss)
350V
电流 - 连续漏极(Id)(25°C 时)
6.3A
驱动电压(最大 Rds On,最小 Rds On)
5V
不同 Id,Vgs 时的 Rds On(最大值)
65 毫欧 @ 6A,5V
不同 Id 时的 Vgs(th)(最大值)
2.5V @ 1.5mA
不同 Vgs 时的栅极电荷 (Qg)(最大值)
4.3nC @ 5V
Vgs(最大值)
+6V,-4V
不同 Vds 时的输入电容(Ciss)(最大值)
505pF @ 280V
工作温度
-40°C ~ 150°C(TJ)
安装类型
表面贴装
供应商器件封装
模具剖面(12 焊条)
封装/外壳
模具
文档预览
EPC2050 – Enhancement-Mode Power Transistor
Preliminary Specification Sheet
Status: Engineering
Features:
V
DS
, 350 V
Maximum R
DS(on)
, 65
mΩ
I
D
, 6.3 A
Applications:
Multi-Level AC-DC Conversion
EV Charging
Solar Power Inverters
Motor Drives
Wireless Power Class-E Amplifiers
LED Lighting
Medical Imaging
Maximum Ratings
V
DS
I
D
V
GS
T
J
T
STG
Drain-to-Source Voltage (Continuous)
Continuous (T
A
= 25˚C, R
θJA
= 26
˚C/W)
Pulsed (25˚C, T
PULSE
= 300 µs)
Gate-to-Source Voltage
Gate-to-Source Voltage
Operating Temperature
Storage Temperature
350
6.3
26
6
-4
-40 to 150
-40 to 150
V
A
V
˚C
EPC2050 eGaN® FETs are supplied in
passivated die form with solder bumps.
Die Size: 1.95 mm x 1.95 mm
Static Characteristics
(T
J
= 25˚C unless otherwise stated)
PARAMETER
BV
DSS
I
DSS
I
GSS
V
GS(TH)
R
DS(on)
V
SD
Drain-to-Source Voltage
Drain Source Leakage
Gate-to-Source Forward Leakage
Gate-to-Source Reverse Leakage
Gate Threshold Voltage
Drain-Source On Resistance
Source-Drain Forward Voltage
TEST CONDITIONS
V
GS
= 0 V, I
D
= 120 µA
V
DS
= 280 V, V
GS
= 0 V
V
GS
= 5 V
V
GS
= -4 V
V
DS
= V
GS
, I
D
= 1.5 mA
V
GS
= 5 V, I
D
= 6 A
I
S
= 0.5 A, V
GS
= 0 V
Thermal Characteristics
TYP
R
θJC
R
θJB
R
θJA
Thermal Resistance, Junction to Case
Thermal Resistance, Junction to Board
Thermal Resistance, Junction to Ambient (Note 1)
1.4
9.2
64
UNIT
˚C/W
˚C/W
˚C/W
0.8
MIN
350
2
0.1
2
1.4
42
2.2
20
1
20
2.5
65
TYP
MAX
UNIT
V
µA
mA
µA
V
mΩ
V
All measurements were done with substrate shorted to source.
Note 1: R
θ
JA
is determined with the device mounted on one square inch of copper pad, single layer 2 oz copper on FR4 board.
See
http://epc-co.com/epc/documents/product-training/Appnote_Thermal_Performance_of_eGaN_FETs.pdf
for details.
Subject to Change without Notice
www.epc-co.com
COPYRIGHT 2018
Page 1
EPC2050 – Enhancement-Mode Power Transistor
Preliminary Specification Sheet
Dynamic Characteristics
(T
J
= 25˚C unless
otherwise stated)
PARAMETER
C
ISS
C
RSS
C
OSS
C
OSS(ER)
C
OSS(TR)
Q
G
Q
GS
Q
GD
Q
G(TH)
Q
OSS
Q
RR
Input Capacitance
Reverse Transfer Capacitance
Output Capacitance
Effective Output Capacitance,
Energy Related (note 2)
Effective Output Capacitance,
Time Related (note 3)
Total Gate Charge
Gate-to-Source Charge
Gate-to-Drain Charge
Gate Charge at Threshold
Output Charge
Source-Drain Recovery Charge
V
DS
= 280 V, V
GS
= 0 V
V
DS
= 280 V, I
D
= 6 A
V
DS
= 0 to 280 V, V
GS
= 0 V
V
DS
= 280 V, V
GS
= 0 V
TEST CONDITIONS
MIN
TYP
420
0.3
55
83
116
V
DS
= 280 V, V
GS
= 5 V, I
D
= 6 A
3.4
1.4
0.4
1
33
0
50
nC
4.3
83
pF
MAX
505
UNIT
Note 2: C
OSS(ER)
is a fixed capacitance that gives the same stored energy as C
OSS
while V
DS
is rising from 0 to 50% BV
DSS
.
Note 3: C
OSS(TR)
is a fixed capacitance that gives the same charging time as C
OSS
while V
DS
is rising from 0 to 50% BV
DS
.
All measurements were done with substrate shorted to source.
Figure 1: Typical Output Characteristics at 25°C
Figure 2: Transfer Characteristics
Subject to Change without Notice
www.epc-co.com
COPYRIGHT 2018
Page 2
EPC2050 – Enhancement-Mode Power Transistor
Preliminary Specification Sheet
Figure 3: R
DS(on)
vs V
GS
for Various Drain Currents
Figure 4: R
DS(on)
vs V
GS
for Various Temperatures
Figure 5a: Capacitance (Linear Scale)
Figure 5b: Capacitance (Log Scale)
Figure 5c: Output Charge and C
OSS
Stored Energy
Figure 6: Gate Charge
Subject to Change without Notice
www.epc-co.com
COPYRIGHT 2018
Page 3
EPC2050 – Enhancement-Mode Power Transistor
Preliminary Specification Sheet
Figure 7: Reverse Drain-Source Characteristics
Figure 8: Normalized On-State Resistance vs Temperature
Figure 9: Normalized Threshold Voltage vs Temperature
Figure 10: Safe Operating Area
Subject to Change without Notice
www.epc-co.com
COPYRIGHT 2018
Page 4
EPC2050 – Enhancement-Mode Power Transistor
Preliminary Specification Sheet
Figure 11a: Transient Thermal Response Curves (Junction-to-Case)
Notes:
Duty Factor: D = t
1
/t
2
Peak T
J
= P
DM
x Z
θJC
x R
θJC
+ T
C
Figure 11b: Transient Thermal Response Curves (Junction-to-Board)
Notes:
Duty Factor: D = t
1
/t
2
Peak T
J
= P
DM
x Z
θJB
x R
θJB
+ T
B
Subject to Change without Notice
www.epc-co.com
COPYRIGHT 2018
Page 5
查看更多>
参数对比
与EPC2050ENGRT相近的元器件有:EPC9084。描述及对比如下:
型号 EPC2050ENGRT EPC9084
描述 TRANS GAN 350V BUMPED DIE BOARD DEV FOR EPC2050 350V EGAN
热门器件
热门资源推荐
器件捷径:
00 01 02 03 04 05 06 07 08 09 0A 0C 0F 0J 0L 0M 0R 0S 0T 0Z 10 11 12 13 14 15 16 17 18 19 1A 1B 1C 1D 1E 1F 1H 1K 1M 1N 1P 1S 1T 1V 1X 1Z 20 21 22 23 24 25 26 27 28 29 2A 2B 2C 2D 2E 2F 2G 2K 2M 2N 2P 2Q 2R 2S 2T 2W 2Z 30 31 32 33 34 35 36 37 38 39 3A 3B 3C 3D 3E 3F 3G 3H 3J 3K 3L 3M 3N 3P 3R 3S 3T 3V 40 41 42 43 44 45 46 47 48 49 4A 4B 4C 4D 4M 4N 4P 4S 4T 50 51 52 53 54 55 56 57 58 59 5A 5B 5C 5E 5G 5H 5K 5M 5N 5P 5S 5T 5V 60 61 62 63 64 65 66 67 68 69 6A 6C 6E 6F 6M 6N 6P 6R 6S 6T 70 71 72 73 74 75 76 77 78 79 7A 7B 7C 7M 7N 7P 7Q 7V 7W 7X 80 81 82 83 84 85 86 87 88 89 8A 8D 8E 8L 8N 8P 8S 8T 8W 8Y 8Z 90 91 92 93 94 95 96 97 98 99 9A 9B 9C 9D 9F 9G 9H 9L 9S 9T 9W
需要登录后才可以下载。
登录取消