Ecliptek | EQVA12 Series Oscillator
http://www.ecliptek.com/oscillators/EQVA12/
Log On
| 714-433-1200 |
Email Customer Support
Home
Products
Quick Quote
My Parts List
Site Map
Contact Us
EQVA12 Series Oscillator
Voltage Controlled Quartz Crystal Clock Oscillators VCXO LVCMOS (CMOS) 2.5Vdc 6 Pad 5.0mm x 7.0mm Ceramic Surface
Mount (SMD)
2011/65 +
2015/863
168 SVHC
Revision A 07/24/2014
Electrical Specifications
Nominal Frequency
10.000MHz to 200.000MHz
Some frequencies within this range may not be available.
Frequency Tolerance/Stability
Inclusive of all conditions: Calibration Tolerance (at 25°C), Frequency
Stability over the Operating Temperature Range, Supply Voltage
Change and Output Load Change
±50ppm Maximum
0°C to +70°C
-20°C to +70°C
-40°C to +85°C
±2ppm Maximum First Year, ±10ppm/10 Years Maximum
2.5V
DC
±5%
Click to Open Input Current Table
I
OH
= -4mA
90% of V
DD
Minimum
I
OL
= +4mA
10% of V
DD
Maximum
Measured at 50% of waveform
50 ±10(%)
50 ±5(%)
Measured at 10% to 90% of Waveform
3nSec Maximum
15pF Maximum
CMOS
Inclusive of all conditions: Calibration Tolerance (at 25°C), Frequency
Stability over the Operating Temperature Range, Supply Voltage
Change, Output Load Change, Shock, Vibration, and 10 Year Aging
over the Control Voltage (Vc)
±30ppm Minimum
±50ppm Minimum
Test Condition for APR
0.2V
DC
to 2.3V
DC
0.0V
DC
to V
DD
+0.25V
DC
5% Typical, 10% Maximum
Positive Tranfer Characteristic
Measured at -3dB, Vc = 1.25V
DC
10kHz Minimum
Operating Temperature Range
Aging at 25°C
Supply Voltage
Input Current
Output Voltage Logic High (V
OH
)
Output Voltage Logic Low (V
OL
)
Duty Cycle
Rise Time/Fall Time
Load Drive Capability
Output Logic Type
Absolute Pull Range
Control Voltage
Control Voltage Range
Linearity
Transfer Function
Modulation Bandwidth
1 of 13
28-Jan-2016 2:44 PM
Ecliptek | EQVA12 Series Oscillator
http://www.ecliptek.com/oscillators/EQVA12/
Input Impedance
Input Leakage Current
Phase Noise
Output Control Function
Output Control Input Voltage Logic High
(Vih)
Output Control Input Voltage Logic Low
(Vil)
Output Enable Time
Output Disable Time
Output Enable Current
500kOhms Minimum
10 A Maximum
Click to Open Phase Noise Table
Output Enable (OE)
90% of V
DD
Minimum or No Connect to Enable Output
10% of V
DD
Maximum to Disable Output (High Impedance)
100nSec Maximum
50nSec Maximum
Without Load (Pin 2 = Ground)
15mA Maximum
Click to Open RMS Phase Jitter Table
0.2pSec Typical
2pSec Typical
3pSec Maximum
30pSec Maximum
-55°C to +125°C
10mSec Maximum
RMS Phase Jitter
Period Jitter (Deterministic)
Period Jitter (Random)
Period Jitter (RMS)
Period Jitter (pk-pk)
Storage Temperature Range
Start Up Time
2 of 13
28-Jan-2016 2:44 PM
Ecliptek | EQVA12 Series Oscillator
http://www.ecliptek.com/oscillators/EQVA12/
Input Current
Unloaded
Nominal Frequency Range
10MHz to 50MHz
50.000001MHz to 100MHz
100.000001MHz to 200MHz
Input Current
20mA Maximum
25mA Maximum
30mA Maximum
3 of 13
28-Jan-2016 2:44 PM
Ecliptek | EQVA12 Series Oscillator
http://www.ecliptek.com/oscillators/EQVA12/
Phase Noise
All Values are Typical
Nominal Frequency: 10MHz to 50MHz
Offset
10Hz
100Hz
1kHz
10kHz
100kHz
1MHz
10MHz
20MHz
Nominal Frequency: 50.000001MHz to 100MHz
Offset
10Hz
100Hz
1kHz
10kHz
100kHz
1MHz
10MHz
20MHz
Nominal Frequency: 100.000001MHz to 156.249999MHz
Offset
10Hz
100Hz
1kHz
10kHz
100kHz
1MHz
10MHz
20MHz
Nominal Frequency: 156.25MHz to 200MHz
Offset
10Hz
100Hz
1kHz
10kHz
100kHz
1MHz
10MHz
20MHz
Phase Noise
-58dBc/Hz
-86dBc/Hz
-110dBc/Hz
-116dBc/Hz
-117dBc/Hz
-136dBc/Hz
-146dBc/Hz
-148dBc/Hz
Phase Noise
-57dBc/Hz
-86dBc/Hz
-114dBc/Hz
-121dBc/Hz
-122dBc/Hz
-141dBc/Hz
-151dBc/Hz
-153dBc/Hz
Phase Noise
-58dBc/Hz
-90dBc/Hz
-118dBc/Hz
-125dBc/Hz
-126dBc/Hz
-145dBc/Hz
-155dBc/Hz
-157dBc/Hz
Phase Noise
-64dBc/Hz
-96dBc/Hz
-124dBc/Hz
-131dBc/Hz
-132dBc/Hz
-149dBc/Hz
-157dBc/Hz
-159dBc/Hz
4 of 13
28-Jan-2016 2:44 PM
Ecliptek | EQVA12 Series Oscillator
http://www.ecliptek.com/oscillators/EQVA12/
RMS Phase Jitter
Fj=12kHz to 20MHz (Random)
Nominal Frequency Range
10MHz to 50MHz
50.000001MHz to 100MHz
100.000001MHz to 200MHz
RMS Phase Jitter
1.5pSec Maximum
1.4pSec Maximum
1.3pSec Maximum
5 of 13
28-Jan-2016 2:44 PM
FPGA/CPLD
