D ts e t
aa h e
R c e t r lc r nc
o h se Ee to is
Ma u a t r dCo o e t
n fc u e
mp n n s
R c e tr b a d d c mp n ns ae
o h se rn e
o oet r
ma ua trd u ig ete dewaes
n fcue sn i r i/ fr
h
p rh s d f m te oiia s p l r
uc a e r
o h r n l u pi s
g
e
o R c e tr waes rce td f m
r o h se
fr e rae r
o
te oiia I. Al rce t n ae
h
r nl P
g
l e rai s r
o
d n wi tea p o a o teOC
o e t h p rv l f h
h
M.
P r aetse u igoiia fcoy
at r e td sn r n la tr
s
g
ts p o rmso R c e tr e eo e
e t rga
r o h se d v lp d
ts s lt n t g aa te p o u t
e t oui s o u rne
o
rd c
me t o e c e teOC d t s e t
es r x e d h
M aa h e.
Qu l yOv riw
ai
t
e ve
• IO- 0 1
S 90
•A 92 cr ct n
S 1 0 et ai
i
o
• Qu l e Ma ua trr Ls (
ai d
n fcues it QML MI- R -
) LP F
385
53
•C a sQ Mitr
ls
lay
i
•C a sVS a eL v l
ls
p c ee
• Qu l e S p l r Ls o D sr uos( L )
ai d u pi s it f it b tr QS D
e
i
•R c e trsacic l u pir oD A a d
o h se i
r ia s p l t L n
t
e
me t aln u t a dD A sa d r s
es lid sr n L tn ad .
y
R c e tr lcrnc , L i c mmi e t
o h se Ee t is L C s o
o
tdo
t
s p ligp o u t ta s t f c so r x e t-
u pyn rd cs h t ai y u tme e p ca
s
t n fr u lya daee u loto eoiial
i s o q ai n r q a t h s r n l
o
t
g
y
s p l db id sr ma ua trr.
u pi
e yn ut
y n fcues
T eoiia ma ua trr d ts e t c o a yn ti d c me t e e t tep r r n e
h r n l n fcue’ aa h e a c mp n ig hs o u n r cs h ef ma c
g
s
o
a ds e ic t n o teR c e tr n fcue v rino ti d vc . o h se Ee t n
n p c ai s f h o h se ma ua trd eso f hs e ie R c e tr lcr -
o
o
isg aa te tep r r n eo i s mio d co p o u t t teoiia OE s e ic -
c u rne s h ef ma c ft e c n u tr rd cs o h r n l M p c a
o
s
g
t n .T pc lv le aefr eee c p r o e o l. eti mii m o ma i m rt g
i s ‘y ia’ au s r o rfrn e up s s ny C r n nmu
o
a
r xmu ai s
n
ma b b s do p o u t h rceiain d sg , i lt n o s mpetsig
y e a e n rd c c aa tr t , e in smuai , r a l e t .
z o
o
n
© 2 1 R cetr l t n s LC Al i t R sre 0 1 2 1
0 3 ohs E cr i , L . lRg s eevd 7 1 0 3
e e oc
h
T l r m r, l s v iw wrcl . m
o e n oe p ae it w . e c o
a
e
s
o ec
FSTD3306 2-Bit Low-Power Bus Switch with Level Shifting
August 2006
FSTD3306
2-Bit Low-Power Bus Switch with Level Shifting
Features
Typical 3Ω switch resistance at 5.0V V
CC
, V
IN
= 0V
Level shift facilitates 5V to 3.3V interfacing
Minimal propagation delay through the switch
Power down high impedance input/output
Zero bounce in flow-through mode
TTL compatible active LOW control inputs
Control inputs are over-voltage tolerant
Description
The FSTD3306 is a 2-bit ultra high-speed CMOS FET
bus switch with enhanced level-shifting circuitry and
TTL-compatible active LOW control inputs. The low on
resistance of the switch allows inputs to be connected to
outputs with minimal propagation delay and without
generating additional ground bounce noise. The device
is organized as a 2-bit switch with independent bus-
enable (
BE
) controls. When
BE
is LOW, the switch is
ON and Port A is connected to Port B. When
BE
is
HIGH, the switch is OPEN and a high-impedance state
exists between the two ports. Reduced voltage drive to
the gate of the FET switch permits nominal level shifting
of 5V to 3V through the switch. Control inputs tolerate
voltages up to 5.5V independent of V
CC
.
Ordering Information
Part Number
Top
Mark
Package
Operating
Pb-
Temperature Packing Method
Free
Range
Yes
Yes
Yes
-40 to +85°C
-40 to +85°C
-40 to +85°C
Tape & Reel
Tube
5000 units on Reel
FSTD3306MTCX FD3306 8-Lead Thin Shrink Small Outline Package
(TSSOP), JEDEC MO-153, 4.4mm Wide
FSTD3306MTC
FSTD3306L8X
FD3306 8-Lead Thin Shrink Small Outline Package
(TSSOP), JEDEC MO-153, 4.4mm Wide
TD
8-Lead MicroPak™
Logic Diagram
Figure 1.
© 2001 Fairchild Semiconductor Corporation
FSTD3306 Rev. 1.2.2 • 8/9/06
Logical Connections for the FSTD3306
www.fairchildsemi.com
FSTD3306 2-Bit Low-Power Bus Switch with Level Shifting
Connections Diagram
V
CC
BE1
1
8
7
BE2
1A
2
6
2B
1B
3
4
5
2A
GND
Figure 2.
TSSOP Pin Outs (Top View)
Figure 3.
MicroPak Pin Outs (Top View)
Pin Definitions
Pin
A
B
BE
Description
Bus A switch I/O
Bus B switch I/O
Bus enable input
Function Table
Bus Enable Input (
BE
)
LOW Logic Level
HIGH Logic Level
Function
B connected to A
Disconnected
© 2001 Fairchild Semiconductor Corporation
FSTD3306 Rev. 1.2.2 • 8/9/06
www.fairchildsemi.com
2
FSTD3306 2-Bit Low-Power Bus Switch with Level Shifting
Absolute Maximum Ratings
The “Absolute Maximum Ratings” are those values beyond which the safety of the device cannot be guaranteed. The
device should not be operated at these limits. The parametric values defined in the Electrical Characteristics tables
are not guaranteed at the absolute maximum ratings. The “Recommended Operating Conditions” table defines the
conditions for actual device operation.
Symbol
V
CC
V
S
V
IN
I
IK
I
OUT
I
CC
/I
GND
T
STG
T
J
T
L
P
D
Parameter
Supply Voltage
DC Switch Voltage
DC Output Voltage
(1)
DC Input Diode Current
DC Output Sink Current
DC V
CC
or Ground Current
Storage Temperature Range
Junction Temperature
Junction Lead Temperature
Power Dissipation
Condition
Min.
- 0.5
- 0.5
- 0.5
Typ.
Max
+ 7.0
+ 7.0
+ 7.0
Unit
V
V
V
mA
mA
mA
V
IN
< 0V
- 50
128
± 100
- 65
+150
+ 150
+ 260
250
°C
°C
°C
mW
under Bias
(Soldering, 10 Seconds)
at +85°C
Notes:
1. The input and output negative voltage ratings may be exceeded if the input and output diode current ratings are
observed.
Recommended Operating Conditions
(2)
Symbol
V
CC
V
IN
V
IN
V
OUT
T
A
t
r
, t
f
Θ
JA
Parameter
Supply Voltage
Control Input Voltage
Switch Input Voltage
Switch Output Voltage
Operating Temperature
Input Rise and Fall Time
Thermal Resistance
Condition
Min.
4.5
0.0
0.0
0.0
- 40
Typ.
Max
5.5
5.5
5.5
5.5
+ 85
5
DC
Unit
V
V
V
V
°C
ns/V
ns/V
°C/W
Control Input
Switch I/O
0
0
250
Notes:
2. Unused logic inputs must be held HIGH or LOW. They may not float.
© 2001 Fairchild Semiconductor Corporation
FSTD3306 Rev. 1.2.2 • 8/9/06
www.fairchildsemi.com
3
FSTD3306 2-Bit Low-Power Bus Switch with Level Shifting
DC Electrical Characteristics
Ambient temperature (T
A
) is -40°C to +85° unless otherwise specified.
Symbol
V
IK
V
IH
V
IL
V
OH
I
IN
I
OFF
Parameters
Clamp Diode Voltage
HIGH-Level Input Voltage
LOW-Level Input Voltage
HIGH-Level Output Voltage
Input Leakage Current
Power OFF Leakage
Current
Switch On Resistance
(4)
Conditions
I
IN
= - 18 mA
V
CC
(V)
4.5
4.5-5.5
4.5-5.5
Min.
2.0
Typ.
Max.
-1.2
0.8
Unit
V
V
V
V
µA
µA
Ω
Ω
Ω
mA
µA
mA
V
IN
= V
CC
0
≤
V
IN
≤
5.5V
0
≤
A, B
≤
V
CC
V
IN
= 0V, I
IN
= 64mA
4.5-5.5
5.5
5.5
4.5
4.5
4.5
5.5
5.5
5.5
(3)
±1.0
±1.0
3
3
15
1.1
7
7
50
1.5
10
1
2.5
R
ON
V
IN
= 0V, I
IN
= 30mA
V
IN
= 2.4V, I
IN
= 15mA
V
IN
= V
CC
or GND, I
OUT
= 0
BE
1 =
BE
2 = GND
I
CC
Quiescent Supply Current
V
IN
= V
CC
or GND, I
OUT
= 0
BE
1 =
BE
2 = V
CC
ΔI
CC
Increase in I
CC
per Input
(5)
V
IN
= 3.4V, I
O
= 0,
one control input only,
other
BE
= V
CC
Notes:
3. For typical DC characteristics, see Figures 7-9.
4. Measured by the voltage drop between A and B pins at the indicated current through the switch. On resistance is
determined by the lower of the voltages on the two (A or B) pins.
5. Increase per TTL-driven input (VIN = 3.4V, control input only). A and B pins do not contribute to I
CC
.
AC Electrical Characteristics
Ambient temperature (T
A
) is -40°C to +85° and C
L
= 50pF, RU = RD = 500Ω unless otherwise specified.
Symbol
t
PHL
, t
PLH
t
PZL
, t
PZH
t
PLZ
, t
PHZ
Parameter
Propagation Delay Bus-to-Bus
(6)
Output Enable Time
Output Disable Time
Conditions
V
I
= OPEN
V
I
= 7V for t
PZL
,
V
I
= 0V for t
PZH
V
I
= 7V for t
PLZ
,
V
I
= 0V for t
PHZ
V
CC
(V)
4.5 - 5.5
4.5 - 5.5
4.5 - 5.5
Min.
1.0
0.8
Typ.
3.5
3.5
Max.
0.25
5.8
4.8
Unit
ns
ns
ns
Notes:
6. This parameter is guaranteed. The bus switch contributes no propagation delay other than the RC delay of the
typical on resistance of the switch and the 50pF load capacitance when driven by an ideal voltage source (zero
output impedance). The specified limit is calculated on this basis.
Capacitance
Symbol
C
IN
C
I/O
(OFF)
C
I/O
(ON)
Parameter
Control Pin Input Capacitance
Port OFF Capacitance
Port ON Capacitance
Conditions
V
CC
= 0V
V
CC
= 5.0V =
BE
V
CC
= 5.0V,
BE
= 0V
Typ.
2.5
6
12
Unit
pF
pF
pF
© 2001 Fairchild Semiconductor Corporation
FSTD3306 Rev. 1.2.2 • 8/9/06
www.fairchildsemi.com
4
嵌入式系统
