首页 > 器件类别 > 存储 > 存储

GS72108ATP-6I

Standard SRAM, 256KX8, 6ns, CMOS, PDSO44, 0.400 INCH, TSOP2-44

器件类别:存储    存储   

厂商名称:GSI Technology

厂商官网:http://www.gsitechnology.com/

下载文档
器件参数
参数名称
属性值
是否无铅
含铅
是否Rohs认证
不符合
零件包装代码
TSOP2
包装说明
TSOP2,
针数
44
Reach Compliance Code
compliant
ECCN代码
3A991.B.2.B
最长访问时间
6 ns
JESD-30 代码
R-PDSO-G44
JESD-609代码
e0
长度
18.41 mm
内存密度
2097152 bit
内存集成电路类型
STANDARD SRAM
内存宽度
8
湿度敏感等级
3
功能数量
1
端子数量
44
字数
262144 words
字数代码
256000
工作模式
ASYNCHRONOUS
最高工作温度
85 °C
最低工作温度
-40 °C
组织
256KX8
封装主体材料
PLASTIC/EPOXY
封装代码
TSOP2
封装形状
RECTANGULAR
封装形式
SMALL OUTLINE, THIN PROFILE
并行/串行
PARALLEL
峰值回流温度(摄氏度)
NOT SPECIFIED
认证状态
Not Qualified
座面最大高度
1.2 mm
最大供电电压 (Vsup)
3.6 V
最小供电电压 (Vsup)
3.135 V
标称供电电压 (Vsup)
3.3 V
表面贴装
YES
技术
CMOS
温度等级
INDUSTRIAL
端子面层
TIN LEAD
端子形式
GULL WING
端子节距
0.8 mm
端子位置
DUAL
处于峰值回流温度下的最长时间
NOT SPECIFIED
宽度
10.16 mm
Base Number Matches
1
文档预览
GS72108ATP/J
SOJ, TSOP
Commercial Temp
Industrial Temp
Features
• Fast access time: 6, 8, 10, 12 ns
• CMOS low power operation: 155/115/95/80 mA at minimum
cycle time
• Single 3.3 V power supply
• All inputs and outputs are TTL-compatible
• Fully static operation
• Industrial Temperature Option: –40° to 85°C
• Package line up
J: 400 mil, 36-pin SOJ package
TP: 400 mil, 44-pin TSOP Type II package
256K x 8
2Mb Asynchronous SRAM
A
4
A
3
A
2
A
1
A
0
CE
DQ
1
DQ
2
V
DD
V
SS
DQ
3
DQ
4
WE
A
17
A
16
A
15
A
14
A
13
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
6, 8, 10, 12 ns
3.3 V V
DD
Center V
DD
and V
SS
36
35
34
33
32
31
30
29
28
27
26
25
24
23
22
21
20
19
NC
A
5
A
6
A
7
A
8
OE
DQ
8
DQ
7
V
SS
V
DD
DQ
6
DQ
5
A
9
A
10
A
11
A
12
NC
NC
SOJ 256K x 8-Pin Configuration
36-pin
400 mil SOJ
Description
The GS72108A is a high speed CMOS Static RAM organized
as 262,144 words by 8 bits. Static design eliminates the need
for external clocks or timing strobes. The GS operates on a
single 3.3 V power supply and all inputs and outputs are TTL-
compatible. The GS72108A is available in 400 mil SOJ and
400 mil TSOP Type-II packages.
Pin Descriptions
Symbol
A
0
–A
17
DQ
1
–DQ
8
CE
WE
OE
V
DD
V
SS
NC
Description
Address input
Data input/output
Chip enable input
Write enable input
Output enable input
+3.3 V power supply
Ground
No connect
Package J
Rev: 1.03 7/2002
1/12
© 2001, Giga Semiconductor, Inc.
Specifications cited are subject to change without notice. For latest documentation see http://www.gsitechnology.com.
GS72108ATP/J
TSOP-II 256K x 8-Pin Configuration
NC
NC
A
4
A
3
A
2
A
1
A
0
CE
DQ
1
DQ
2
V
DD
V
SS
DQ
3
DQ
4
WE
A
17
A
16
A
15
A
14
A
13
NC
NC
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
44
43
42
41
40
39
38
37
36
35
34
33
32
31
30
29
28
27
26
25
24
23
NC
NC
NC
A
5
A
6
A
7
A
8
OE
DQ
8
DQ
7
V
SS
V
DD
DQ
6
DQ
5
A
9
A
10
A
11
A
12
NC
NC
NC
NC
44-pin
400 mil TSOP II
Package TP
Block Diagram
A
0
Address
Input
Buffer
Row
Decoder
Memory Array
A
17
CE
WE
OE
Column
Decoder
Control
I/O Buffer
DQ
1
DQ
8
Rev: 1.03 7/2002
2/12
© 2001, Giga Semiconductor, Inc.
Specifications cited are subject to change without notice. For latest documentation see http://www.gsitechnology.com.
GS72108ATP/J
Truth Table
CE
H
L
L
L
Note: X: “H” or “L”
OE
X
L
X
H
WE
X
H
L
H
DQ
1
to DQ
8
Not Selected
Read
Write
High Z
V
DD
Current
ISB
1
, ISB
2
I
DD
Absolute Maximum Ratings
Parameter
Supply Voltage
Input Voltage
Output Voltage
Allowable power dissipation
Storage temperature
Symbol
V
DD
V
IN
V
OUT
PD
T
STG
Rating
–0.5
to +4.6
–0.5
to V
DD
+0.5
(≤ 4.6 V max.)
–0.5
to V
DD
+0.5
(≤ 4.6 V max.)
0.7
–55
to 150
Unit
V
V
V
W
o
C
Note:
Permanent device damage may occur if Absolute Maximum Ratings are exceeded. Functional operation shall be restricted to Rec-
ommended Operating Conditions. Exposure to higher than recommended voltages for extended periods of time could affect device
reliability.
Rev: 1.03 7/2002
3/12
© 2001, Giga Semiconductor, Inc.
Specifications cited are subject to change without notice. For latest documentation see http://www.gsitechnology.com.
GS72108ATP/J
Recommended Operating Conditions
Parameter
Supply Voltage for -8/-10/-12
Supply Voltage for -6
Input High Voltage
Input Low Voltage
Ambient Temperature,
Commercial Range
Ambient Temperature,
Industrial Range
Symbol
V
DD
V
DD
V
IH
V
IL
T
Ac
T
A
I
Min
3.0
3.135
2.0
–0.3
0
–40
Typ
3.3
3.3
Max
3.6
3.6
V
DD
+0.3
0.8
70
85
Unit
V
V
V
V
o
C
o
C
Notes:
1. Input overshoot voltage should be less than V
DD
+2 V and not exceed 20 ns.
2. Input undershoot voltage should be greater than –2 V and not exceed 20 ns.
Capacitance
Parameter
Input Capacitance
Output Capacitance
Symbol
C
IN
C
OUT
Test Condition
V
IN
= 0 V
V
OUT
= 0 V
Max
5
7
Unit
pF
pF
Notes:
1. Tested at T
A
= 25°C, f = 1 MHz
2. These parameters are sampled and are not 100% tested.
DC I/O Pin Characteristics
Parameter
Input Leakage
Current
Output Leakage
Current
Output High Voltage
Output Low Voltage
Symbol
I
IL
I
LO
V
OH
V
OL
Test Conditions
V
IN
= 0 to V
DD
Output High Z
V
OUT
= 0 to V
DD
I
OH
= –4mA
I
LO
= +4mA
Min
1 uA
–1
uA
2.4
Max
1 uA
1 uA
0.4 V
Rev: 1.03 7/2002
4/12
© 2001, Giga Semiconductor, Inc.
Specifications cited are subject to change without notice. For latest documentation see http://www.gsitechnology.com.
GS72108ATP/J
Power Supply Currents
Parameter
Symbol
Test Conditions
CE
V
IL
All other inputs
V
IH
or
V
IL
Min. cycle time
I
OUT
= 0 mA
CE
V
IH
All other inputs
V
IH
or
≤V
IL
Min. cycle time
CE
V
DD
- 0.2 V
All other inputs
V
DD
0.2 V or
0.2 V
0 to 70°C
6 ns
8 ns
10 ns
12 ns
6 ns
–40
to 85°C
8 ns
10 ns
12 ns
Operating
Supply
Current
I
DD
(max)
155 mA
115 mA
95 mA
80 mA
160 mA
120 mA
100 mA
85 mA
Standby
Current
I
SB1
(max)
25 mA
20 mA
20 mA
15 mA
30 mA
25 mA
25 mA
20 mA
Standby
Current
I
SB2
(max)
5 mA
10 mA
AC Test Conditions
Parameter
Input high level
Input low level
Input rise time
Input fall time
Input reference level
Output reference level
Output load
Conditions
V
IH
= 2.4 V
V
IL
= 0.4 V
tr = 1 V/ns
tf = 1 V/ns
1.4 V
1.4 V
Fig. 1& 2
Output Load 1
DQ
50Ω
VT = 1.4 V
30pF
1
Output Load 2
3.3 V
DQ
5pF
1
589Ω
434Ω
Note:
1. Include scope and jig capacitance.
2. Test conditions as specified with output loading as shown in
Fig. 1
unless otherwise noted.
3. Output load 2 for t
LZ
, t
HZ
, t
OLZ
and t
OHZ
Rev: 1.03 7/2002
5/12
© 2001, Giga Semiconductor, Inc.
Specifications cited are subject to change without notice. For latest documentation see http://www.gsitechnology.com.
查看更多>
哈哈 某人要感谢我了——超小的电钻
记得辛昕说他做的PCB没法打孔,今天在网上闲逛,找到了一个超级“精致”的电钻,分享下照片: 辛昕要谢...
soso 创意市集
dsp实现OFDM S&C算法(c语言)
请问大家谁用dsp实现过ofdm 中S&C算法,请指教,不胜感激!! dsp实现OFDM S&C算法...
天赐的阳光 DSP 与 ARM 处理器
毕业剩余的东西,合理出售,价格可调
上个周末整理物品的时候,发现好多东西。都好久没用了。有需要的同志请拿走,如果对价格有异议,欢迎和我...
shilaike 淘e淘
关于嵌入式处理器的在线调试方法
在FPGA 设计中使用嵌入式处理器软核( 如MicroBlaze、PicoBlaze 等) ...
Aguilera 微控制器 MCU
【求助】W5300 UDP 接收不到数据
dsp控制W5300使用UDP与PC收发数据。W5300的UDP发送没问题,但无法接收PC传来的UD...
warcraftiii 嵌入式系统
动手学深度学习(五):深度学习计算
# (一) 自定义层和块 在之前使用Pytorch的API的时候我们通常都是直接使用`net = n...
EliorFoy 嵌入式系统
热门器件
热门资源推荐
器件捷径:
00 01 02 03 04 05 06 07 08 09 0A 0C 0F 0J 0L 0M 0R 0S 0T 0Z 10 11 12 13 14 15 16 17 18 19 1A 1B 1C 1D 1E 1F 1H 1K 1M 1N 1P 1S 1T 1V 1X 1Z 20 21 22 23 24 25 26 27 28 29 2A 2B 2C 2D 2E 2F 2G 2K 2M 2N 2P 2Q 2R 2S 2T 2W 2Z 30 31 32 33 34 35 36 37 38 39 3A 3B 3C 3D 3E 3F 3G 3H 3J 3K 3L 3M 3N 3P 3R 3S 3T 3V 40 41 42 43 44 45 46 47 48 49 4A 4B 4C 4D 4M 4N 4P 4S 4T 50 51 52 53 54 55 56 57 58 59 5A 5B 5C 5E 5G 5H 5K 5M 5N 5P 5S 5T 5V 60 61 62 63 64 65 66 67 68 69 6A 6C 6E 6F 6M 6N 6P 6R 6S 6T 70 71 72 73 74 75 76 77 78 79 7A 7B 7C 7M 7N 7P 7Q 7V 7W 7X 80 81 82 83 84 85 86 87 88 89 8A 8D 8E 8L 8N 8P 8S 8T 8W 8Y 8Z 90 91 92 93 94 95 96 97 98 99 9A 9B 9C 9D 9F 9G 9H 9L 9S 9T 9W
需要登录后才可以下载。
登录取消