HD74LV244A
Octal Buffers / Drivers with 3-state Outputs
REJ03D0328–0300Z
(Previous ADE-205-246A (Z))
Rev.3.00
Jun. 24, 2004
Description
The HD74LV244A has eight line drivers with three-state outputs in a 20-pin package. Four non-inverters are included
in one circuit. Each circuit can be independently controlled by the enable signal 1OE or 2OE, which enables outputs
when receiving a low-level signal. Low-voltage operation is suitable for battery-powered products (e.g., notebook
computers), and the low-power consumption extends the battery life.
Features
•
•
•
•
•
•
•
V
CC
= 2.0 V to 5.5 V operation
All inputs V
IH
(Max.) = 5.5 V (@V
CC
= 0 V to 5.5 V)
All outputs V
O
(Max.) = 5.5 V (@V
CC
= 0 V)
Typical V
OL
ground bounce < 0.8 V (@V
CC
= 3.3 V, Ta = 25°C)
Typical V
OH
undershoot > 2.3 V (@V
CC
= 3.3 V, Ta = 25°C)
Output current ±8 mA (@V
CC
= 3.0 V to 3.6 V), ±16 mA (@V
CC
= 4.5 V to 5.5 V)
Ordering Information
Package Type
SOP–20 pin (JEITA)
SOP–20 pin (JEDEC)
TSSOP–20 pin
Package Code
FP–20DAV
FP–20DBV
TTP–20DAV
Package
Abbreviation
FP
RP
T
Taping Abbreviation
(Quantity)
EL (2,000 pcs/reel)
EL (1,000 pcs/reel)
ELL (2,000 pcs/reel)
Part Name
HD74LV244AFPEL
HD74LV244ARPEL
HD74LV244ATELL
Note: Please consult the sales office for the above package availability.
Function Table
Inputs
OE
L
L
H
Note: H:
L:
X:
Z:
High level
Low level
Immaterial
High impedance
A
H
L
X
Output Y
H
L
Z
Rev.3.00 Jun. 24, 2004 page 1 of 9
HD74LV244A
Pin Arrangement
1OE 1
1A1
2Y4
1A2
2Y3
1A3
2Y2
1A4
2Y1
2
3
4
5
6
7
8
9
20 V
CC
19 2OE
18 1Y1
17 2A4
16 1Y2
15 2A3
14 1Y3
13 2A2
12 1Y4
11 2A1
GND 10
(Top view)
Absolute Maximum Ratings
Item
Supply voltage range
Input voltage range*
1
Output voltage range*
1,
*
2
Input clamp current
Output clamp current
Continuous output current
Continuous current through
V
CC
or GND
Maximum power dissipation at
Ta = 25°C (in still air)*
3
Storage temperature
Symbol
V
CC
V
I
V
O
I
IK
I
OK
I
O
I
CC
or I
GND
P
T
Tstg
Ratings
–0.5 to 7.0
–0.5 to 7.0
–0.5 to V
CC
+ 0.5
–0.5 to 7.0
–20
±50
±35
±70
835
757
–65 to 150
Unit
V
V
V
mA
mA
mA
mA
mW
°C
Conditions
Output: H or L
V
CC
: OFF or Output: Z
V
I
< 0
V
O
< 0 or V
O
> V
CC
V
O
= 0 to V
CC
SOP
TSSOP
Notes: The absolute maximum ratings are values, which must not be individually be exceeded, and furthermore, no two
of which may be realized at the same time.
1. The input and output voltage ratings may be exceeded even if the input and output clamp-current ratings are
observed.
2. This value is limited to 5.5 V maximum.
3. The data above are measured by
∆V
BE
method mounting on glass epoxy board (40
×
40
×
1.6 mm) with 10%
of wiring density.
Rev.3.00 Jun. 24, 2004 page 2 of 9
HD74LV244A
Recommended Operating Conditions
Item
Supply voltage range
Input voltage range
Output voltage range
Output current
Symbol
V
CC
V
I
V
O
I
OH
Min
2.0
0
0
0
—
—
—
—
—
—
—
—
0
0
0
–40
Max
5.5
5.5
V
CC
5.5
–50
–2
–8
–16
50
2
8
16
200
100
20
85
Unit
V
V
V
µA
mA
Conditions
I
OL
µA
mA
Input transition rise or fall rate
∆t
/∆v
ns/V
H or L
High impedance state
V
CC
= 2.0 V
V
CC
= 2.3 to 2.7 V
V
CC
= 3.0 to 3.6 V
V
CC
= 4.5 to 5.5 V
V
CC
= 2.0 V
V
CC
= 2.3 to 2.7 V
V
CC
= 3.0 to 3.6 V
V
CC
= 4.5 to 5.5 V
V
CC
= 2.3 to 2.7 V
V
CC
= 3.0 to 3.6 V
V
CC
= 4.5 to 5.5 V
Operating free-air temperature
Ta
°C
Note: Unused or floating inputs must be held high or low.
Logic Diagram
1OE
1A1
1
2OE
18
19
2
1Y1
2A1
11
9
2Y1
1A2
4
16
1Y2
2A2
13
7
2Y2
1A3
6
14
1Y3
2A3
15
5
2Y3
1A4
8
12
1Y4
2A4
17
3
2Y4
Rev.3.00 Jun. 24, 2004 page 3 of 9
HD74LV244A
DC Electrical Characteristics
Ta = –40 to 85°C
Item
Input voltage
Symbol
V
IH
V
CC
(V)
2.0
2.3 to 2.7
3.0 to 3.6
4.5 to 5.5
2.0
2.3 to 2.7
3.0 to 3.6
4.5 to 5.5
Min to Max
2.3
3.0
4.5
Min to Max
2.3
3.0
4.5
0 to 5.5
5.5
5.5
0
3.3
Min
1.5
V
CC
×
0.7
V
CC
×
0.7
V
CC
×
0.7
—
—
—
—
V
CC
– 0.1
2.0
2.48
3.8
—
—
—
—
—
—
—
—
—
Typ
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
2.3
Max
—
—
—
—
0.5
V
CC
×
0.3
V
CC
×
0.3
V
CC
×
0.3
—
—
—
—
0.1
0.4
0.44
0.55
±1
±5
20
5
—
Unit
V
Test Conditions
V
IL
Output voltage
V
OH
V
V
OL
Input current
Off-state output
current
Quiescent supply
current
Output leakage
current
Input capacitance
I
IN
I
OZ
I
CC
I
OFF
C
IN
µA
µA
µA
µA
pF
I
OH
= –50
µA
I
OH
= –2 mA
I
OH
= –8 mA
I
OH
= –16 mA
I
OL
= 50
µA
I
OL
= 2 mA
I
OL
= 8 mA
I
OL
= 16 mA
V
IN
= 5.5 V or GND
V
O
= V
CC
or GND
V
IN
= V
CC
or GND, I
O
= 0
V
I
or V
O
= 0 V to 5.5 V
V
I
= V
CC
or GND
Note: For conditions shown as Min or Max, use the appropriate values under recommended operating conditions.
Rev.3.00 Jun. 24, 2004 page 4 of 9
HD74LV244A
Switching Characteristics
V
CC
= 2.5 ± 0.2 V
Ta = 25°C
Item
Propagation
delay time
Enable time
Disable time
Symbol
t
PLH
t
PHL
t
ZH
t
ZL
t
HZ
t
LZ
Min
—
—
—
—
—
—
Typ
7.5
9.5
8.9
10.8
9.1
13.4
Max
12.5
15.3
14.6
17.8
14.1
19.2
Ta = –40 to 85°C
Min
1.0
1.0
1.0
1.0
1.0
1.0
Max
15.0
18.0
17.0
21.0
16.0
21.0
Unit
ns
ns
ns
Test
Conditions
C
L
= 15 pF
C
L
= 50 pF
C
L
= 15 pF
C
L
= 50 pF
C
L
= 15 pF
C
L
= 50 pF
FROM
(Input)
A
OE
OE
TO
(Output)
Y
Y
Y
V
CC
= 3.3 ± 0.3 V
Ta = 25°C
Item
Propagation
delay time
Enable time
Disable
time
Symbol
t
PLH
t
PHL
t
ZH
t
ZL
t
HZ
t
LZ
Min
—
—
—
—
—
—
Typ
5.4
6.8
6.3
7.8
7.6
11.0
Max
8.4
11.9
10.6
14.1
11.7
16.0
Ta = –40 to 85°C
Min
1.0
1.0
1.0
1.0
1.0
1.0
Max
10.0
13.5
12.5
16.0
13.0
18.0
Unit
ns
ns
ns
Test
Conditions
C
L
= 15 pF
C
L
= 50 pF
C
L
= 15 pF
C
L
= 50 pF
C
L
= 15 pF
C
L
= 50 pF
FROM
(Input)
A
OE
OE
TO
(Output)
Y
Y
Y
V
CC
= 5.0 ± 0.5 V
Ta = 25°C
Item
Propagation
delay time
Enable time
Disable time
Symbol
t
PLH
t
PHL
t
ZH
t
ZL
t
HZ
t
LZ
Min
—
—
—
—
—
—
Typ
3.9
4.9
4.5
5.6
6.5
8.8
Max
5.5
7.5
7.3
9.3
12.2
14.2
Ta = –40 to 85°C
Min
1.0
1.0
1.0
1.0
1.0
1.0
Max
6.5
8.5
8.5
10.5
13.5
15.5
Unit
ns
ns
ns
Test
Conditions
C
L
= 15 pF
C
L
= 50 pF
C
L
= 15 pF
C
L
= 50 pF
C
L
= 15 pF
C
L
= 50 pF
FROM
(Input)
A
OE
OE
TO
(Output)
Y
Y
Y
Output-skew characteristics
C
L
= 50 pF
Ta = 25°C
Item
Output skew
Symbol
t
sk (O)
V
CC
(V)
2.3 to 2.7
3.0 to 3.6
4.5 to 5.5
Min
—
—
—
Max
2.0
1.5
1.0
Ta = –40 to 85°C
Min
—
—
—
Max
2.0
1.5
1.0
Unit
ns
Note: Skew between any outputs of the same package switching in the same direction. This parameter is warranted
but not production tested.
Rev.3.00 Jun. 24, 2004 page 5 of 9
嵌入式系统
