HIP1011B
PCI Hot Plug Controller
S I GN S
NEW DE
R
NDED FO LACEMENT
COMME
EP
t
N OT R E
ND E D R
Center a
COMME
Support com/tsc
O RE
l
N
Technica
sil.
tact our IL or www.inter
con
T ERS
1-888-IN
DATASHEET
FN4640
Rev 5.00
November 18, 2004
The HIP1011B, the third product in the HIP1011 family, is an
electronic circuit breaker that monitors, reports and protects
circuits from excessive load currents. As a pin-for-pin drop-in
alternative offering similar functionality to the widely used
HIP1011, the HIP1011B is compatible with CompactPCI
peripheral boards and PCI Hot Plug systems where voltage
“health” monitoring and reporting are centralized by the
system controller IC. The HIP1011B does not monitor nor
respond to under voltage conditions thus making control of a
wide range of voltages possible.
The HIP1011B creates a small and simple yet complete
power control solution to control the four independent
supplies (+5V, +3.3V, +12V, and -12V) found in PCI and
CompactPCI systems. For the +12V and -12V supplies,
overcurrent protection is provided internally with integrated
current sensing FET switches. For the +5V and +3.3V
supplies, overcurrent protection is provided by sensing the
voltage across the external current-sense resistors. The
PWRON input controls the state of both internal and external
switches. During an overcurrent condition on any output, all
MOSFETs are latched-off and a LOW (0V) is asserted on
the FLTN output. The FLTN latch is cleared when the
PWRON input is toggled low again. During initial power-up of
the main V
CC
supply (+12V), the PWRON input is inhibited
from turning on the switches, and the latch is held in the
Reset state until the V
CC
input is greater than 10V.
User programmability of the overcurrent threshold, response
time and turn-on slew rate is provided. A resistor connected
to the OCSET pin programs the overcurrent thresholds. A
capacitor may be added to the FLTN pin to adjust the fault
reporting and power-supply latch-off response times after an
over-current event. Capacitors connected to the gate pins
determine the turn-on rate.
Features
• Allows for System Centralized Voltage Monitoring
• Adjustable Delay to Fault Notification and Latch-Off
• Controls Four Supplies: +5V, +3.3V, +12V, and -12V
• Internal MOSFET Switches for +12V and -12V Outputs
•
P
Interface for On/Off Control and Fault Reporting
• Adjustable Overcurrent Protection for All Supplies
• Provides Overcurrent Fault Isolation
• Adjustable Turn-On Slew Rate
• Minimum Parts Count Solution
• No Charge Pump
•
Pb-Free Available (RoHS Compliant)
Applications
• PCI Hot Plug
•
CompactPC
I
Pinout
HIP1011B
(SOIC)
TOP VIEW
M12VIN
FLTN
3V5VG
V
CC
12VIN
3VISEN
3VS
OCSET
1
2
3
4
5
6
7
8
16 M12VO
15 M12VG
14 12VG
13 GND
12 12VO
11 5VISEN
10 5VS
9
PWRON
Ordering Information
PART NUMBER
HIP1011BCB
HIP1011BCB-T
HIP1011BCBZA
(See Note)
HIP1011BCBZA-T
(See Note)
TEMP. RANGE
(
o
C)
0 to 70
0 to 70
0 to 70
0 to 70
PACKAGE
16 Ld SOIC
Tape and Reel
16 Ld SOIC
(Pb-free)
M16.15
PKG.
DWG. #
M16.15
Tape and Reel (Pb-free)
NOTE: Intersil Pb-free products employ special Pb-free material sets;
molding compounds/die attach materials and 100% matte tin plate
termination finish, which are RoHS compliant and compatible with
both SnPb and Pb-free soldering operations. Intersil Pb-free products
are MSL classified at Pb-free peak reflow temperatures that meet or
exceed the Pb-free requirements of IPC/JEDEC J STD-020C.
FN4640 Rev 5.00
November 18, 2004
Page 1 of 9
HIP1011B
Typical Application
3.3V INPUT
3.3V,
7.6A OUT
5m, 1%
12V,
0.5A OUT
-12V,
0.1A OUT
5V,
5A OUT
5m, 1%
5V INPUT
HUF761315K8
-12V INPUT
HIP1011B
M12VIN
FLTN
3V5VG
V
CC
12V
IN
3VISEN
3VS
OCSET
M12VO
M12VG
12VG
GND
12VO
5VISEN
5VS
PWRON
0.033F
0.033F
0.033F
12V INPUT
6.04k
1%
POWER CONTROL INPUT
FAULT OUTPUT (ACTIVE LOW)
(OPTIONAL)
NOTE:
ALL CAPACITORS ARE
10%.
Simplified Schematic
SET (LOW = FAULT)
V
CC
FAULT LATCH
LOW = FAULT
FLTN
V
CC
+
-
V
CC
RESET
COMP
+
V
OCSET
/17
-
5VS
V
CC
3V5VG
V
CC
5V ZENER
REFERENCE
5V
REF
5VISEN
V
OCSET
/13.3
V
CC
12VIN
POWER-ON
RESET
V
CC
LOW WHEN V
CC
< 10V
COMP
V
OCSET
/0.8
+
+
COMP
+
-
+
3VS
3VISEN
-
-
12VIN
0.3
V
CC
12VG
100A
V
OCSET
OCSET
V
CC
PWRON
+
COMP
V
OCSET
/3.3
+
M12VO
HIGH =
FAULT
HIGH = SWITCHES ON
-
GND
FN4640 Rev 5.00
November 18, 2004
-
-
12VO
M12VG
0.7
M12VIN
Page 2 of 9
HIP1011B
Pin Descriptions
PIN
1
2
3
4
5
6
7
8
DESIGNATOR
M12VIN
FLTN
3V5VG
V
CC
12V
IN
3VISEN
3VS
OCSET
FUNCTION
-12V Input
Fault Output
3.3V/5V Gate
Output
12V V
CC
Input
12V Input
3.3V Current Sense
3.3V Source
Overcurrent Set
DESCRIPTION
-12V Supply Input. Also provides power to the -12V overcurrent circuitry.
5V CMOS Fault Output; LOW = FAULT. A capacitor may be placed from this pin to ground to
provide delay time to fault notification and power supply latch-off.
Drive the Gates of the 3.3V and 5V MOSFETs. Connect a capacitor to ground to set the start-
up ramp. During turn on, this capacitor is charged with a 25A current source.
Connect to unswitched 12V supply.
Switched 12V supply input.
Connect to the load side of the current sense resistor in series with source of external 3.3V
MOSFET. This pin tied to GND when FET switch outputs disabled.
Connect to Source of 3.3V MOSFET. This connection along with pin 6 (3VISEN) senses the
voltage drop across the sense resistor.
Connect a resistor from this pin to ground to set the overcurrent trip point of all four switches. All
four over current trips can be programmed by changing the value of this resistor. The default
(6.04k 1%) is compatible with the maximum allowable currents as outlined in the PCI
specification.
Controls all Four Switches. High to Turn Switches ON, Low to turn them OFF.
Connect to Source of 5V MOSFET Switch. This connection along with pin 11 (5VISEN) senses
the voltage drop across the sense resistor.
Connect to the load side of the current sense resistor in series with source of external 5V MOSFET.
This pin tied to GND when FET switch outputs disabled.
Switched 12V output. This pin tied to GND when FET switch outputs disabled.
Connect to common of power supplies.
Connect a capacitor between 12VG and 12VO to set the start up ramp for the +12V supply.
This capacitor is charged with a 25A current source during start-up.
Connect a capacitor between M12VG and M12VO to set the start-up ramp for the M12V supply.
This capacitor is charged with 25A during start-up.
Switched 12V Output. This pin tied to GND when FET switch outputs disabled.
9
10
11
12
13
14
15
16
PWRON
5VS
5VISEN
12VO
GND
12VG
M12VG
M12VO
Power On Control
5V Source
5V Current Sense
Switched 12V
Output
Ground
Gate of Internal
PMOS
Gate of Internal
NMOS
Switched -12V
Output
FN4640 Rev 5.00
November 18, 2004
Page 3 of 9
HIP1011B
Absolute Maximum Ratings
V
CC
, 12VIN . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . -0.5V to +14.0V
12VO . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . -0.5V to V12V
IN
+ 0.5V
12VO, 12VG, 3V5VG . . . . . . . . . . . . . . . . . . . . -0.5V to V
CC
+ 0.5V
M12VIN . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . -15.0V to + 0.5V
M12VO, M12VG. . . . . . . . . . . . . . . . . . . . . V
M12VIN
-0.5V to + 0.5V
3VISEN, 5VISEN . . . . . . . . . . . -0.5V to the lesser of V
CC
or + 7.0V
Voltage, Any Other Pin . . . . . . . . . . . . . . . . . . . . . . -0.5V to + 7.0V
12VO Output Current . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 3A
M12VO Output Current . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 0.8A
ESD Classification . . . . . . . . . . . . . . . . . . . . . . . . . . . . 4KeV (HBM)
Thermal Information
Thermal Resistance (Typical, Note 1)
JA
(
o
C/W)
SOIC Package . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
68
Maximum Junction Temperature . . . . . . . . . . . . . . . . . . . . . 125
o
C
Maximum Storage Temperature Range . . . . . . . . . -65
o
C to 150
o
C
Maximum Lead Temperature (Soldering 10s) . . . . . . . . . . . . 300
o
C
(SOIC - Lead Tips Only)
Die Characteristics
Number of Transistors . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 250
Operating Conditions
VCC Supply Voltage Range. . . . . . . . . . . . . . . . . +10.8V to +13.2V
12VO Output Current . . . . . . . . . . . . . . . . . . . . . . . . . . . . 0 to +0.5A
M12VO Output Current . . . . . . . . . . . . . . . . . . . . . . . . . . 0 to +0.1A
Temperature Range (T
A
) . . . . . . . . . . . . . . . . . . . . . . . 0
o
C to 70
o
C
CAUTION: Stresses above those listed in “Absolute Maximum Ratings” may cause permanent damage to the device. This is a stress only rating and operation of the
device at these or any other conditions above those indicated in the operational sections of this specification is not implied.
NOTES:
1.
JA
is measured in free air with the component mounted on a high effective thermal conductivity test board in free air. See Tech Brief TB379 for
details.
2. All voltages are relative to GND, unless otherwise specified.
Electrical Specifications
PARAMETER
5V/3.3V SUPPLY CONTROL
5V Overcurrent Threshold
5V Overcurrent Threshold Voltage
5V Overcurrent Threshold Voltage
5V Turn-On Time
(PWRON High to 5VOUT = 4.75V)
5VS Input Bias Current
5VISEN Input Bias Current
3V Overcurrent Threshold
3V Overcurrent Threshold Voltage
3V Overcurrent Threshold Voltage
3V Turn-On Time
(PWRON High to 3VOUT = 3.00V)
3VS Input Bias Current
3VISEN Input Bias Current
3V5VG V
OUT
High
Gate Output Charge Current
Gate Turn-On Time
(PWRON High to 3V5VG = 11V)
Gate Turn-Off Time
Gate Turn-Off Time
Nominal 5V and 3.3V Input Supply Voltages,
V
CC
= 12VIN = 12V, M12VIN = -12V, T
A
= T
J
= 0 to 70
o
C, Unless Otherwise Specified
SYMBOL
TEST CONDITIONS
MIN
TYP
MAX
UNITS
I
OC5V
V
OC5V_1
V
OC5V_2
t
ON5V
IB
5VS
IB
5VISEN
I
OC3V
V
OC3V_1
V
OC3V_2
t
ON3V
IB
3VS
IB
3VISEN
See Figure 1, Typical Application
V
OCSET
= 0.6V
V
OCSET
= 1.2V
C
3V5VG
= 0.022F, C
5VOUT
= 2000F,
R
L
= 1
PWRON = High
PWRON = High
See Figure 1, Typical Application
V
OCSET
= 0.6V
V
OCSET
= 1.2V
C
3V5VG
= 0.022F, C
3VOUT
= 2000F,
R
L
= 0.43
PWRON = High
PWRON = High
-
30
66
-
-40
-160
8
36
72
6.5
-26
-140
10
-
42
79
-
-20
-110
A
mV
mV
ms
A
A
A
42
88
-
-40
-160
11
22.5
-
-
-
49
95
6.5
-26
-140
11.7
25.0
280
13
2
56
102
-
-20
-110
-
27.5
500
17
-
mV
mV
ms
A
A
V
A
s
s
s
V
OUT_HI_35VG
3V5VG IOUT = 5
IC
3V5VG
t
ON3V5V
t
OFF3V5V
PWRON = High, V
3V5VG
= 2V
C
3V5VG
= 0.1F
C
3V5VG
= 0.1F, 3V5VG from 9.5V to 1V
C
3V5VG
= 0.022F, 3V5VG Falling 90% to 10%
FN4640 Rev 5.00
November 18, 2004
Page 4 of 9
HIP1011B
Electrical Specifications
PARAMETER
+12V SUPPLY CONTROL
On Resistance of Internal PMOS
Overcurrent Threshold
Overcurrent Threshold
Gate Charge Current
Turn-On Time (PWRON High to
12VG = 1V)
Turn-Off Time
Turn-Off Time
-12V SUPPLY CONTROL
On Resistance of Internal NMOS
Overcurrent Threshold
Overcurrent Threshold
Gate Output Charge Current
Turn-On Time (PWRON High to
M12VG = -1V)
Turn-On Time (PWRON High to
M12VO = -10.8V)
Turn-Off Time
Turn-Off Time
M12VIN Input Bias Current
CONTROL I/O PINS
Supply Current
OCSET Current
Overcurrent Fault Response Time
PWRON Threshold Voltage
FLTN Output Low Voltage
FLTN Output High Voltage
FLTN Output Latch Threshold
12V Power On Reset Threshold
I
VCC
I
OCSET
t
OC
V
THPWRON
V
FLTN,OL
V
FLTN,OH
V
FLTN,TH
V
POR,TH
V
CC
Voltage Falling
I
FLTN
= 2mA
I
FLTN
= 0 to -4mA
4
95
-
0.8
-
3.9
1.45
8.7
5
100
500
1.6
0.6
4.3
1.8
9.4
5.8
105
960
2.1
0.9
4.9
2.25
9.9
mA
A
ns
V
V
V
V
V
IB
M12VIN
r
DS(ON)M12
I
OC12V_1
I
OC12V_2
IC
M12VG
t
ONM12V
t
ONM12V
t
OFFM12V
PWRON = High, I
D
= 0.1A, T
A
= T
J
= 25
o
C
V
OCSET
= 0.6V
V
OCSET
= 1.2V
PWRON = High, V
3VG
= -4V
C
M12VG
= 0.022F
C
M12VG
= 0.022F, C
M12VO
= 50F, R
L
= 120
C
M12VG
= 0.1F, M12VG
C
M12VG
= 0.022F, M12VG Falling 90% to 10%
PWRON = High
0.5
0.15
0.30
22.5
-
-
-
-
-
0.7
0.18
0.37
25
160
16
18
3
2
0.9
0.25
0.50
28.5
300
-
23
-
2.6
A
A
A
s
ms
s
s
mA
r
DS(ON)12
I
OC12V_1
I
OC12V_2
IC
12VG
t
ON12V
t
OFF12V
PWRON = High, I
D
= 0.5A, T
A
= T
J
= 25
o
C
V
OCSET
= 0.6V
V
OCSET
= 1.2V
PWRON = High, V
12VG
= 3V
C
12VG
= 0.022F
C
12VG
= 0.1F, 12VG
C
12VG
= 0.022F, 12VG Rising 10% - 90%
0.18
0.6
1.25
22.5
-
-
-
0.3
0.75
1.50
25
16
9
3
0.35
0.9
1.8
28.5
20
12
-
A
A
A
ms
s
s
Nominal 5V and 3.3V Input Supply Voltages,
V
CC
= 12VIN = 12V, M12VIN = -12V, T
A
= T
J
= 0 to 70
o
C, Unless Otherwise Specified
(Continued)
SYMBOL
TEST CONDITIONS
MIN
TYP
MAX
UNITS
FN4640 Rev 5.00
November 18, 2004
Page 5 of 9
