型号
  • 型号
  • 关键词
首页 > 器件类别 > 存储 > 存储

HY5DU56822DLTP-D43

DDR DRAM, 32MX8, 0.7ns, CMOS, PDSO66, 0.400 X 0.875 INCH, 0.65 MM PITCH, ROHS COMPLIANT, TSOP2-66

器件类别：存储    存储   

厂商名称：SK Hynix(海力士)

厂商官网：http://www.hynix.com/eng/

器件标准：  

下载文档
参数 预览 参数对比
器件参数
参数名称
属性值
是否无铅
不含铅
是否Rohs认证
符合
厂商名称
SK Hynix(海力士)
零件包装代码
TSOP2
包装说明
TSSOP, TSSOP66,.46
针数
66
Reach Compliance Code
unknown
ECCN代码
EAR99
访问模式
FOUR BANK PAGE BURST
最长访问时间
0.7 ns
其他特性
AUTO/SELF REFRESH
最大时钟频率 (fCLK)
200 MHz
I/O 类型
COMMON
交错的突发长度
2,4,8
JESD-30 代码
R-PDSO-G66
JESD-609代码
e6
长度
22.225 mm
内存密度
268435456 bit
内存集成电路类型
DDR DRAM
内存宽度
8
功能数量
1
端口数量
1
端子数量
66
字数
33554432 words
字数代码
32000000
工作模式
SYNCHRONOUS
最高工作温度
70 °C
最低工作温度
组织
32MX8
输出特性
3-STATE
封装主体材料
PLASTIC/EPOXY
封装代码
TSSOP
封装等效代码
TSSOP66,.46
封装形状
RECTANGULAR
封装形式
SMALL OUTLINE, THIN PROFILE, SHRINK PITCH
峰值回流温度（摄氏度）
260
电源
2.6 V
认证状态
Not Qualified
刷新周期
8192
座面最大高度
1.194 mm
自我刷新
YES
连续突发长度
2,4,8
最大待机电流
0.01 A
最大压摆率
0.25 mA
最大供电电压 (Vsup)
2.7 V
最小供电电压 (Vsup)
2.5 V
标称供电电压 (Vsup)
2.6 V
表面贴装
YES
技术
CMOS
温度等级
COMMERCIAL
端子面层
Tin/Bismuth (Sn/Bi)
端子形式
GULL WING
端子节距
0.65 mm
端子位置
DUAL
处于峰值回流温度下的最长时间
20
宽度
10.16 mm
文档预览
HY5DU56422D(L)TP
HY5DU56822D(L)TP
HY5DU561622D(L)TP
256Mb DDR SDRAM
HY5DU56422D(L)TP
HY5DU56822D(L)TP
HY5DU561622D(L)TP
This document is a general product description and is subject to change without notice. Hynix Semiconductor does not assume any
responsibility for use of circuits described. No patent licenses are implied.
Rev. 1.1 /Apr. 2006
1
1
HY5DU56422D(L)TP
HY5DU56822D(L)TP
HY5DU561622D(L)TP
Revision History
Revision No.
1.0
1.1
History
First Version Release - Merged HY5DU564(8,16)22D(L)TP and
HY5DU564(8,16)22D(L)TP-D into HY5DU564(8,16)22D(L)TP.
State Diagram modified
Draft Date
Feb. 2005
Apr. 2006
Remark
Rev. 1.1 /Apr. 2006
2
1
HY5DU56422D(L)TP
HY5DU56822D(L)TP
HY5DU561622D(L)TP
DESCRIPTION
The HY5DU56422D(L)TP, HY5DU56822D(L)TP and HY5DU561622D(L)TP are a 268,435,456-bit CMOS Double Data
Rate(DDR) Synchronous DRAM, ideally suited for the main memory applications which requires large memory density
and high bandwidth.
This Hynix 256Mb DDR SDRAMs offer fully synchronous operations referenced to both rising and falling edges of the
clock. While all addresses and control inputs are latched on the rising edges of the CK (falling edges of the /CK), Data,
Data strobes and Write data masks inputs are sampled on both rising and falling edges of it. The data paths are inter-
nally pipelined and 2-bit prefetched to achieve very high bandwidth. All input and output voltage levels are compatible
with SSTL_2.
FEATURES
•
•
•
•
•
•
•
V
DD
, V
DDQ
= 2.5V +/- 0.2V for DDR200, 266, 333
V
DD
, V
DDQ
= 2.6V +/- 0.1V for DDR400
All inputs and outputs are compatible with SSTL_2
interface
Fully differential clock inputs (CK, /CK) operation
Double data rate interface
Source synchronous - data transaction aligned to
bidirectional data strobe (DQS)
x16 device has two bytewide data strobes (UDQS,
LDQS) per each x8 I/O
Data outputs on DQS edges when read (edged DQ)
Data inputs on DQS centers when write (centered
DQ)
On chip DLL align DQ and DQS transition with CK
transition
DM mask write data-in at the both rising and falling
edges of the data strobe
•
•
•
•
•
•
•
•
All addresses and control inputs except data, data
strobes and data masks latched on the rising edges
of the clock
Programmable CAS latency 2/2.5 (DDR200, 266,
333) and 3 (DDR400) supported
Programmable burst length 2/4/8 with both sequen-
tial and interleave mode
Internal four bank operations with single pulsed
/RAS
Auto refresh and self refresh supported
tRAS lock out function supported
8192 refresh cycles/64ms
JEDEC standard 400mil 66pin TSOP-II with 0.65mm
pin pitch
Lead free (*ROHS Compliant)
•
•
•
ORDERING INFORMATION
Part No.
HY5DU56422D(L)TP-X*
HY5DU56822D(L)TP-X*
HY5DU561622D(L)TP-X*
Configuration
64Mx4
32Mx8
16Mx16
Package
400mil
66pin
TSOP-II
(Lead free)
OPERATING FREQUENCY
Grade
-D43
-J
-K
-H
-L
Clock Rate
200MHz@CL3
133MHz@CL2
133MHz@CL2
100MHz@CL2
166MHz@CL2.5
133MHz@CL2.5
133MHz@CL2.5
Remark
(CL-tRCD-tRP)
DDR400B (3-3-3)
DDR333 (2.5-3-3)
DDR266A (2-3-3)
DDR266B (2.5-3-3)
DDR200 (2-2-2)
* X means speed grade
*ROHS (Restriction Of Hazardous Substances)
100MHz@CL2
Rev. 1.1 /Apr. 2006
3
1
HY5DU56422D(L)TP
HY5DU56822D(L)TP
HY5DU561622D(L)TP
PIN CONFIGURATION
x4
VDD
NC
VDDQ
NC
DQ0
VSSQ
NC
NC
VDDQ
NC
DQ1
VSSQ
NC
NC
VDDQ
NC
NC
VDD
NC
NC
/WE
/CAS
/RAS
/CS
NC
BA0
BA1
A10/AP
A0
A1
A2
A3
VDD
x8
VDD
DQ0
VDDQ
NC
DQ1
VSSQ
NC
DQ2
VDDQ
NC
DQ3
VSSQ
NC
NC
VDDQ
NC
NC
VDD
NC
NC
/WE
/CAS
/RAS
/CS
NC
BA0
BA1
A10/AP
A0
A1
A2
A3
VDD
x16
VDD
DQ0
VDDQ
DQ1
DQ2
VSSQ
DQ3
DQ4
VDDQ
DQ5
DQ6
VSSQ
DQ7
NC
VDDQ
LDQS
NC
VDD
NC
LDM
/WE
/CAS
/RAS
/CS
NC
BA0
BA1
A10/AP
A0
A1
A2
A3
VDD
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
66
65
64
63
62
61
60
59
58
57
56
55
54
53
52
51
50
49
48
47
46
45
44
43
42
41
40
39
38
37
36
35
34
x16
VSS
DQ15
VSSQ
DQ14
DQ13
VDDQ
DQ12
DQ11
VSSQ
DQ10
DQ9
VDDQ
DQ8
NC
VSSQ
UDQS
NC
VREF
VSS
UDM
/CK
CK
CKE
NC
A12
A11
A9
A8
A7
A6
A5
A4
VSS
x8
VSS
DQ7
VSSQ
NC
DQ6
VDDQ
NC
DQ5
VSSQ
NC
DQ4
VDDQ
NC
NC
VSSQ
DQS
NC
VREF
VSS
DM
/CK
CK
CKE
NC
A12
A11
A9
A8
A7
A6
A5
A4
VSS
x4
VSS
NC
VSSQ
NC
DQ3
VDDQ
NC
NC
VSSQ
NC
DQ2
VDDQ
NC
NC
VSSQ
DQS
NC
VREF
VSS
DM
/CK
CK
CKE
NC
A12
A11
A9
A8
A7
A6
A5
A4
VSS
400mil X 875mil
66pin TSOP -II
0.65mm pin pitch
(Lead free)
ROW AND COLUMN ADDRESS TABLE
ITEMS
Organization
Row Address
Column Address
Bank Address
Auto Precharge Flag
Refresh
64Mx4
16M x 4 x 4banks
A0 - A12
A0-A9, A11
BA0, BA1
A10
8K
32Mx8
8M x 8 x 4banks
A0 - A12
A0-A9
BA0, BA1
A10
8K
16Mx16
4M x 16 x 4banks
A0 - A12
A0-A8
BA0, BA1
A10
8K
Rev. 1.1 /Apr. 2006
4
1
HY5DU56422D(L)TP
HY5DU56822D(L)TP
HY5DU561622D(L)TP
PIN DESCRIPTION
PIN
TYPE
DESCRIPTION
Clock: CK and /CK are differential clock inputs. All address and control input signals are
sampled on the crossing of the positive edge of CK and negative edge of /CK. Output
(read) data is referenced to the crossings of CK and /CK (both directions of crossing).
Clock Enable: CKE HIGH activates, and CKE LOW deactivates internal clock signals, and
device input buffers and output drivers. Taking CKE LOW provides PRECHARGE POWER
DOWN and SELF REFRESH operation (all banks idle), or ACTIVE POWER DOWN (row
ACTIVE in any bank). CKE is synchronous for POWER DOWN entry and exit, and for SELF
REFRESH entry. CKE is asynchronous for SELF REFRESH exit, and for output disable. CKE
must be maintained high throughout READ and WRITE accesses. Input buffers, excluding
CK, /CK and CKE are disabled during POWER DOWN. Input buffers, excluding CKE are dis-
abled during SELF REFRESH. CKE is an SSTL_2 input, but will detect an LVCMOS LOW level
after VDD is applied.
Chip Select: Enables or disables all inputs except CK, /CK, CKE, DQS and DM. All com-
mands are masked when CS is registered high. CS provides for external bank selection on
systems with multiple banks. CS is considered part of the command code.
Bank Address Inputs: BA0 and BA1 define to which bank an ACTIVE, Read, Write or PRE-
CHARGE command is being applied.
Address Inputs: Provide the row address for ACTIVE commands, and the column address
and AUTO PRECHARGE bit for READ/WRITE commands, to select one location out of the
memory array in the respective bank. A10 is sampled during a precharge command to
determine whether the PRECHARGE applies to one bank (A10 LOW) or all banks (A10
HIGH). If only one bank is to be precharged, the bank is selected by BA0, BA1. The
address inputs also provide the op code during a MODE REGISTER SET command. BA0 and
BA1 define which mode register is loaded during the MODE REGISTER SET command (MRS
or EMRS).
Command Inputs: /RAS, /CAS and /WE (along with /CS) define the command being
entered.
Input Data Mask: DM is an input mask signal for write data. Input data is masked when DM
is sampled HIGH along with that input data during a WRITE access. DM is sampled on both
edges of DQS. Although DM pins are input only, the DM loading matches the DQ and DQS
loading. For the x16, LDM corresponds to the data on DQ0-Q7; UDM corresponds to the
data on DQ8-Q15.
Data Strobe: Output with read data, input with write data. Edge aligned with read data,
centered in write data. Used to capture write data. For the x16, LDQS corresponds to the
data on DQ0-Q7; UDQS corresponds to the data on DQ8-Q15.
Data input / output pin: Data bus
Power supply for internal circuits and input buffers.
Power supply for output buffers for noise immunity.
Reference voltage for inputs for SSTL interface.
No connection.
CK, /CK
Input
CKE
Input
/CS
Input
BA0, BA1
Input
A0 ~ A12
Input
/RAS, /CAS, /WE
Input
DM
(LDM,UDM)
Input
DQS
(LDQS,UDQS)
DQ
V
DD
/V
SS
V
DDQ
/V
SSQ
V
REF
NC
I/O
I/O
Supply
Supply
Supply
NC
Rev. 1.1 /Apr. 2006
5
查看更多>
参数对比
与HY5DU56822DLTP-D43相近的元器件有：HY5DU561622DLTP-D43、HY5DU561622DTP-H、HY5DU561622DLTP-K、HY5DU561622DLTP-H、HY5DU56822DTP-D43、HY5DU56422DLTP-D43、HY5DU561622DTP-D43、HY5DU56422DTP-D43。描述及对比如下：
型号 HY5DU56822DLTP-D43 HY5DU561622DLTP-D43 HY5DU561622DTP-H HY5DU561622DLTP-K HY5DU561622DLTP-H HY5DU56822DTP-D43 HY5DU56422DLTP-D43 HY5DU561622DTP-D43 HY5DU56422DTP-D43
描述 DDR DRAM, 32MX8, 0.7ns, CMOS, PDSO66, 0.400 X 0.875 INCH, 0.65 MM PITCH, ROHS COMPLIANT, TSOP2-66 DDR DRAM, 16MX16, 0.7ns, CMOS, PDSO66, 0.400 X 0.875 INCH, 0.65 MM PITCH, ROHS COMPLIANT, TSOP2-66 DDR DRAM, 16MX16, 0.75ns, CMOS, PDSO66, 0.400 X 0.875 INCH, 0.65 MM PITCH, ROHS COMPLIANT, TSOP2-66 DDR DRAM, 16MX16, 0.75ns, CMOS, PDSO66, 0.400 X 0.875 INCH, 0.65 MM PITCH, ROHS COMPLIANT, TSOP2-66 DDR DRAM, 16MX16, 0.75ns, CMOS, PDSO66, 0.400 X 0.875 INCH, 0.65 MM PITCH, ROHS COMPLIANT, TSOP2-66 DDR DRAM, 32MX8, 0.7ns, CMOS, PDSO66, 0.400 X 0.875 INCH, 0.65 MM PITCH, ROHS COMPLIANT, TSOP2-66 DDR DRAM, 64MX4, 0.7ns, CMOS, PDSO66, 0.400 X 0.875 INCH, 0.65 MM PITCH, ROHS COMPLIANT, TSOP2-66 DDR DRAM, 16MX16, 0.7ns, CMOS, PDSO66, 0.400 X 0.875 INCH, 0.65 MM PITCH, ROHS COMPLIANT, TSOP2-66 DDR DRAM, 64MX4, 0.7ns, CMOS, PDSO66, 0.400 X 0.875 INCH, 0.65 MM PITCH, ROHS COMPLIANT, TSOP2-66
是否Rohs认证 符合 符合 符合 符合 符合 符合 符合 符合 符合
零件包装代码 TSOP2 TSOP2 TSOP2 TSOP2 TSOP2 TSOP2 TSOP2 TSOP2 TSOP2
包装说明 TSSOP, TSSOP66,.46 TSSOP, TSSOP66,.46 TSSOP, TSSOP66,.46 TSSOP, TSSOP66,.46 TSSOP, TSSOP66,.46 TSSOP, TSSOP66,.46 TSSOP, TSSOP66,.46 TSSOP, TSSOP66,.46 TSSOP, TSSOP66,.46
针数 66 66 66 66 66 66 66 66 66
Reach Compliance Code unknown unknown unknown unknown unknown unknown compliant unknown unknown
ECCN代码 EAR99 EAR99 EAR99 EAR99 EAR99 EAR99 EAR99 EAR99 EAR99
访问模式 FOUR BANK PAGE BURST FOUR BANK PAGE BURST FOUR BANK PAGE BURST FOUR BANK PAGE BURST FOUR BANK PAGE BURST FOUR BANK PAGE BURST FOUR BANK PAGE BURST FOUR BANK PAGE BURST FOUR BANK PAGE BURST
最长访问时间 0.7 ns 0.7 ns 0.75 ns 0.75 ns 0.75 ns 0.7 ns 0.7 ns 0.7 ns 0.7 ns
其他特性 AUTO/SELF REFRESH AUTO/SELF REFRESH AUTO/SELF REFRESH AUTO/SELF REFRESH AUTO/SELF REFRESH AUTO/SELF REFRESH AUTO/SELF REFRESH AUTO/SELF REFRESH AUTO/SELF REFRESH
最大时钟频率 (fCLK) 200 MHz 200 MHz 133 MHz 133 MHz 133 MHz 200 MHz 200 MHz 200 MHz 200 MHz
I/O 类型 COMMON COMMON COMMON COMMON COMMON COMMON COMMON COMMON COMMON
交错的突发长度 2,4,8 2,4,8 2,4,8 2,4,8 2,4,8 2,4,8 2,4,8 2,4,8 2,4,8
JESD-30 代码 R-PDSO-G66 R-PDSO-G66 R-PDSO-G66 R-PDSO-G66 R-PDSO-G66 R-PDSO-G66 R-PDSO-G66 R-PDSO-G66 R-PDSO-G66
JESD-609代码 e6 e6 e6 e6 e6 e6 e6 e6 e6
长度 22.225 mm 22.225 mm 22.225 mm 22.225 mm 22.225 mm 22.225 mm 22.225 mm 22.225 mm 22.225 mm
内存密度 268435456 bit 268435456 bit 268435456 bit 268435456 bit 268435456 bit 268435456 bit 268435456 bit 268435456 bit 268435456 bit
内存集成电路类型 DDR DRAM DDR DRAM DDR DRAM DDR DRAM DDR DRAM DDR DRAM DDR DRAM DDR DRAM DDR DRAM
内存宽度 8 16 16 16 16 8 4 16 4
功能数量 1 1 1 1 1 1 1 1 1
端口数量 1 1 1 1 1 1 1 1 1
端子数量 66 66 66 66 66 66 66 66 66
字数 33554432 words 16777216 words 16777216 words 16777216 words 16777216 words 33554432 words 67108864 words 16777216 words 67108864 words
字数代码 32000000 16000000 16000000 16000000 16000000 32000000 64000000 16000000 64000000
工作模式 SYNCHRONOUS SYNCHRONOUS SYNCHRONOUS SYNCHRONOUS SYNCHRONOUS SYNCHRONOUS SYNCHRONOUS SYNCHRONOUS SYNCHRONOUS
最高工作温度 70 °C 70 °C 70 °C 70 °C 70 °C 70 °C 70 °C 70 °C 70 °C
组织 32MX8 16MX16 16MX16 16MX16 16MX16 32MX8 64MX4 16MX16 64MX4
输出特性 3-STATE 3-STATE 3-STATE 3-STATE 3-STATE 3-STATE 3-STATE 3-STATE 3-STATE
封装主体材料 PLASTIC/EPOXY PLASTIC/EPOXY PLASTIC/EPOXY PLASTIC/EPOXY PLASTIC/EPOXY PLASTIC/EPOXY PLASTIC/EPOXY PLASTIC/EPOXY PLASTIC/EPOXY
封装代码 TSSOP TSSOP TSSOP TSSOP TSSOP TSSOP TSSOP TSSOP TSSOP
封装等效代码 TSSOP66,.46 TSSOP66,.46 TSSOP66,.46 TSSOP66,.46 TSSOP66,.46 TSSOP66,.46 TSSOP66,.46 TSSOP66,.46 TSSOP66,.46
封装形状 RECTANGULAR RECTANGULAR RECTANGULAR RECTANGULAR RECTANGULAR RECTANGULAR RECTANGULAR RECTANGULAR RECTANGULAR
封装形式 SMALL OUTLINE, THIN PROFILE, SHRINK PITCH SMALL OUTLINE, THIN PROFILE, SHRINK PITCH SMALL OUTLINE, THIN PROFILE, SHRINK PITCH SMALL OUTLINE, THIN PROFILE, SHRINK PITCH SMALL OUTLINE, THIN PROFILE, SHRINK PITCH SMALL OUTLINE, THIN PROFILE, SHRINK PITCH SMALL OUTLINE, THIN PROFILE, SHRINK PITCH SMALL OUTLINE, THIN PROFILE, SHRINK PITCH SMALL OUTLINE, THIN PROFILE, SHRINK PITCH
峰值回流温度（摄氏度） 260 260 260 260 260 NOT SPECIFIED 260 NOT SPECIFIED NOT SPECIFIED
电源 2.6 V 2.6 V 2.5 V 2.5 V 2.5 V 2.6 V 2.6 V 2.6 V 2.6 V
认证状态 Not Qualified Not Qualified Not Qualified Not Qualified Not Qualified Not Qualified Not Qualified Not Qualified Not Qualified
刷新周期 8192 8192 8192 8192 8192 8192 8192 8192 8192
座面最大高度 1.194 mm 1.194 mm 1.194 mm 1.194 mm 1.194 mm 1.194 mm 1.194 mm 1.194 mm 1.194 mm
自我刷新 YES YES YES YES YES YES YES YES YES
连续突发长度 2,4,8 2,4,8 2,4,8 2,4,8 2,4,8 2,4,8 2,4,8 2,4,8 2,4,8
最大待机电流 0.01 A 0.01 A 0.01 A 0.01 A 0.01 A 0.01 A 0.01 A 0.01 A 0.01 A
最大压摆率 0.25 mA 0.25 mA 0.22 mA 0.22 mA 0.22 mA 0.25 mA 0.25 mA 0.25 mA 0.25 mA
最大供电电压 (Vsup) 2.7 V 2.7 V 2.7 V 2.7 V 2.7 V 2.7 V 2.7 V 2.7 V 2.7 V
最小供电电压 (Vsup) 2.5 V 2.5 V 2.3 V 2.3 V 2.3 V 2.5 V 2.5 V 2.5 V 2.5 V
标称供电电压 (Vsup) 2.6 V 2.6 V 2.5 V 2.5 V 2.5 V 2.6 V 2.6 V 2.6 V 2.6 V
表面贴装 YES YES YES YES YES YES YES YES YES
技术 CMOS CMOS CMOS CMOS CMOS CMOS CMOS CMOS CMOS
温度等级 COMMERCIAL COMMERCIAL COMMERCIAL COMMERCIAL COMMERCIAL COMMERCIAL COMMERCIAL COMMERCIAL COMMERCIAL
端子形式 GULL WING GULL WING GULL WING GULL WING GULL WING GULL WING GULL WING GULL WING GULL WING
端子节距 0.65 mm 0.65 mm 0.65 mm 0.65 mm 0.65 mm 0.65 mm 0.65 mm 0.65 mm 0.65 mm
端子位置 DUAL DUAL DUAL DUAL DUAL DUAL DUAL DUAL DUAL
处于峰值回流温度下的最长时间 20 20 20 20 20 NOT SPECIFIED 20 NOT SPECIFIED NOT SPECIFIED
宽度 10.16 mm 10.16 mm 10.16 mm 10.16 mm 10.16 mm 10.16 mm 10.16 mm 10.16 mm 10.16 mm
厂商名称 SK Hynix(海力士) - SK Hynix(海力士) SK Hynix(海力士) SK Hynix(海力士) SK Hynix(海力士) SK Hynix(海力士) SK Hynix(海力士) SK Hynix(海力士)
端子面层 Tin/Bismuth (Sn/Bi) Tin/Bismuth (Sn/Bi) Tin/Bismuth (Sn/Bi) Tin/Bismuth (Sn/Bi) Tin/Bismuth (Sn/Bi) - Tin/Bismuth (Sn/Bi) - -
热门器件
热门资源推荐
802.11 ab 802.11n 802.11ac 载波数区别 屏蔽的概念及屏蔽的原理 谁有IBMS电源监控管理系统 福利：国嵌高级项目 mini2440图像运动检测系统视频+代码 求正版win ce5.0软件 LM3S6911串口1能进中断，串口2却进不了？难道串口2还有什么要设置？？ 請問有人知道如何測量最大承受功率嗎 电视卡播放软件DScaler完全攻略 为什么我接受不到我发的东西那？？？？？？ 【2024 DigiKey 创意大赛】 作品提交
PIC单片机控制的遥控防盗报警器电路 红外线探测报警器 使用ESP8266从NTP服务器获取时间并在OLED显示器上显示 开关电源的基本组成及工作原理 用NE555制作定时器 RS-485基础知识:处理空闲总线条件的两种常见方法 如何构建一个触摸传感器电路 如何调制IC555振荡器 基于ICL296的大电流开关稳压器电源电路 基于TDA2003的简单低功耗汽车立体声放大器电路
器件捷径:
S0 S1 S2 S3 S4 S5 S6 S7 S8 S9 SA SB SC SD SE SF SG SH SI SJ SK SL SM SN SO SP SQ SR SS ST SU SV SW SX SY SZ T0 T1 T2 T3 T4 T5 T6 T7 T8 T9 TA TB TC TD TE TF TG TH TI TJ TK TL TM TN TO TP TQ TR TS TT TU TV TW TX TY TZ U0 U1 U2 U3 U4 U6 U7 U8 UA UB UC UD UE UF UG UH UI UJ UK UL UM UN UP UQ UR US UT UU UV UW UX UZ V0 V1 V2 V3 V4 V5 V6 V7 V8 V9 VA VB VC VD VE VF VG VH VI VJ VK VL VM VN VO VP VQ VR VS VT VU VV VW VX VY VZ W0 W1 W2 W3 W4 W5 W6 W7 W8 W9 WA WB WC WD WE WF WG WH WI WJ WK WL WM WN WO WP WR WS WT WU WV WW WY X0 X1 X2 X3 X4 X5 X7 X8 X9 XA XB XC XD XE XF XG XH XK XL XM XN XO XP XQ XR XS XT XU XV XW XX XY XZ Y0 Y1 Y2 Y4 Y5 Y6 Y9 YA YB YC YD YE YF YG YH YK YL YM YN YP YQ YR YS YT YX Z0 Z1 Z2 Z3 Z4 Z5 Z6 Z8 ZA ZB ZC ZD ZE ZF ZG ZH ZJ ZL ZM ZN ZP ZR ZS ZT ZU ZV ZW ZX ZY
需要登录后才可以下载。
登录取消