型号
  • 型号
  • 关键词
首页 > 器件类别 > 未分类

ICS950908BGLF

Integrated Device Technology

器件类别：未分类   

厂商名称：IDT(艾迪悌)

厂商官网：http://www.idt.com/

下载文档
参数 预览 参数对比
ICS950908BGLF 在线购买

供应商：

器件：ICS950908BGLF

价格：-

最低购买：-

库存：点击查看

点击购买

器件参数
参数名称
属性值
产品种类
Product Category
Integrated Device Technology
制造商
Manufacturer
IDT(艾迪悌)
文档预览
Integrated
Circuit
Systems, Inc.
ICS950908
Preliminary Product Preview
Programmable Timing Control Hub™ for P4™
Recommended Application:
Features/Benefits:
VIA Pro266/PN266/CLE266/CM400 chipset for PIII/Tualatin/C3 •
Programmable output frequency.
Processor
•
Programmable output divider ratios.
•
Programmable output rise/fall time.
Output Features:
•
Programmable output skew.
•
1 - Pair of differential CPU clocks @ 3.3V (CK408)/
•
Programmable spread percentage for EMI control.
•
1 - Pair of differential open drain CPU clocks (K7)
•
Watchdog timer technology to reset system
•
2 - Push pull CPUT_CS clocks @ 2.5V
if system malfunctions.
•
3 - AGP @ 3.3V
•
Programmable watch dog safe frequency.
•
7 - PCI @ 3.3V
•
Support I
2
C Index read/write and block read/write
•
1 - 48MHz @ 3.3V fixed
operations.
•
1 - 24_48MHz @ 3.3V
•
Uses external 14.318MHz crystal.
•
2 - REF @ 3.3V, 14.318MHz
Key Specifications:
•
CPU_CS - CPUT/C: <±250ps
•
CPU_CS - AGP: <±250ps
•
CPU - DDR/SD: <±250ps
•
PCI - PCI: <500ps
Frequency Table
FS3
0
0
0
0
0
0
0
0
1
1
1
1
1
1
1
1
FS2
0
0
0
0
1
1
1
1
0
0
0
0
1
1
1
1
FS1
0
0
1
1
0
0
1
1
0
0
1
1
0
0
1
1
FS0
0
1
0
1
0
1
0
1
0
1
0
1
0
1
0
1
CPUCLK
MHz
160.00
164.00
166.60
170.00
175.00
180.00
185.00
190.00
66.80
100.90
133.60
200.40
66.60
100.00
200.00
133.30
AGP
MHz
80.00
82.00
66.60
68.00
70.00
72.00
74.00
76.00
66.80
67.27
66.80
66.80
66.60
66.60
66.60
66.60
PCICLK
MHz
40.00
41.00
33.30
34.00
35.00
36.00
37.00
38.00
33.40
33.63
33.40
33.40
32.30
33.30
33.30
33.30
Pin Configuration
*FS0/REF0 1
GND 2
X1 3
X2 4
VDDAGP 5
*MODE/AGPCLK0 6
*SEL_408/K7/AGPCLK1
7
*(PCI_STOP#)AGPCLK2
8
GNDAGP
9
**FS1/PCICLK_F
10
**SEL_SDR/DDR#/PCICLK1
11
GNDPCI
13
PCICLK3
14
PCICLK4
15
VDDPCI 16
PCICLK5 17
*(CLK_STOP#)/PCICLK6 18
GND48 19
*FS3/48MHz 20
*FS2/24_48MHz 21
AVDD48 22
VDD 23
*MULTSEL/PCICLK2
12
56 Vtt_PWRGD#**/REF1
55 VDDREF
54 GND
53 CPUCLKT/CPUCLKODT
52 CPUCLKC/CPUCLKODC
51 VDDCPU3.3
50 VDDCPU2.5
49 CPUT0_CS
48 CPUT1_CS
47 GND
46 FBOUT
45 BUF_IN
44 DDRT0/SDRAM0
43 DDRC0/SDRAM1
42 DDRT1/SDRAM2
41 DDRC1/SDRAM3
40 VDD3.3_2.5
39 GND
38 DDRT2/SDRAM4
37 DDRC2/SDRAM5
36 DDRT3/SDRAM6
35 DDRC3/SDRAM7
34 VDD3.3_2.5
33 GND
32 DDRT4/SDRAM8
31 DDRC4/SDRAM9
30 DDRT5/SDRAM10
29 DDRC5/SDRAM11
MULTISEL0
Board Target
Trace/Term Z
50 ohms
50 ohms
Reference R,
Iref =
V
DD
/(3*Rr)
Rr = 221 1%,
Iref = 5.00mA
Rr = 475 1%,
Iref = 2.32mA
Output
Current
Ioh = 4* I REF
Ioh = 6* I REF
Voh @ Z
GND 24
IREF 25
*(PD#)RESET# 26
SCLK 27
SDATA 28
0
1
1.0V @ 50
0.7V @ 50
* Internal 120K pull-up resistor to VDD.
** Internal 120K pull-down resistor to GND.
56-Pin 300-mil SSOP
0653A—07/26/04
PRODUCT PREVIEW
documents contain information on new products in the sampling or preproduction phase of development. Characteristic data and other specifications are subject to
change without notice.
ICS950908
Integrated
Circuit
Systems, Inc.
ICS950908
Preliminary Product Preview
General Description
The
ICS950908
is a single chip clock solution for desktop designs using the VIA Pro266/PN266/CLE266/CM400 chipset with
PC133 or DDR memory.
The
ICS950908
is part of a whole new line of ICS clock generators and buffers called TCH™ (Timing Control Hub). This part
incorporates ICS's newest clock technology which offers more robust features and functionality. Employing the use of a
serially programmable I
2
C interface, this device can adjust the output clocks by configuring the frequency setting, the output
divider ratios, selecting the ideal spread percentage, the output skew, the output strength, and enabling/disabling each
individual output clock. M/N control can configure output frequency with resolution up to 0.1MHz increment.
Block Diagram
(1:0)
FBOUT
Mode
SEL_SDR/DDR#
BUF_IN
SEL_408/K7#
Power Groups
Pin Number
VDD
55
5
16
22
23
34, 40
50
51
0653A—07/26/04
GND
2
9
13
19
24
33, 39
47
54
Description
Xtal, Ref
AGP [0:2], CPU digital, CPU PLL
PCI [0:5], PCI_F outputs
48MHz, Fix Digital, Fix Analog
Master clock, CPU Analog
DDR/SDR outputs
2.5V CPUT_CS output
3.3V CPUT/C & CPUOD_T/C
2
Integrated
Circuit
Systems, Inc.
ICS950908
Preliminary Product Preview
Pin Description
PIN
#
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
PIN
NAME
*FS0/REF0
GND
X1
X2
VDDAGP
*MODE/AGPCLK0
*SEL_408/K7/AGPCLK1
*(PCI_STOP#)AGPCLK2
GNDAGP
**FS1/PCICLK_F
**SEL_SDR/DDR#/PCICLK1
*MULTSEL/PCICLK2
GNDPCI
PCICLK3
PCICLK4
VDDPCI
PCICLK5
*(CLK_STOP#)/PCICLK6
GND48
*FS3/48MHz
*FS2/24_48MHz
AVDD48
VDD
GND
IREF
PIN
TYPE
I/O
PWR
IN
OUT
PWR
I/O
I/O
I/O
PWR
I/O
I/O
I/O
PWR
OUT
OUT
PWR
OUT
I/O
PWR
I/O
I/O
PWR
PWR
PWR
OUT
DESCRIPTION
Frequency select latch input pin / 14.318 MHz reference clock.
Ground pin.
Crystal input, Nominally 14.318MHz.
Crystal output, Nominally 14.318MHz
Power supply for AGP clocks, nominal 3.3V
Function select latch input pin, 1=Desktop Mode, 0=Mobile Mode / AGP clock output.
CPU output type select latch input pin 0= K7, 1= CK408 / AGP clock output.
Stops all PCICLKs besides the PCICLK_F clocks at logic 0 level, when input low. This
input is activated by the MODE selection pin / AGP clock output.
Ground pin for the AGP outputs
Frequency select latch input pin / 3.3V PCI free running clock output.
Memory type select latch input pin 0= DDR, 1= PC133 SDRAM / 3.3V PCI clock output.
3.3V LVTTL input for selection the current multiplier for CPU outputs / 3.3V PCI clock
output.
Ground pin for the PCI outputs
PCI clock output.
PCI clock output.
Power supply for PCI clocks, nominal 3.3V
PCI clock output.
Stops all CPU, DDR/SDRAM and FB_OUT clocks at logic 0 level, when input low. This
input is activated by the MODE selection pin / PCI clock output.
Ground pin for the 48MHz outputs
Frequency select latch input pin / Fixed 48MHz clock output. 3.3V
Frequency select latch input pin / Fixed 24 or 48MHz clock output. 3.3V.
Analog power for 48MHz outputs and fixed PLL core, nominal 3.3V
Power supply, nominal 3.3V
Ground pin.
This pin establishes the reference current for the differential current-mode output pairs.
This pin requires a fixed precision resistor tied to ground in order to establish the
appropriate current. 475 ohms is the standard value.
Asynchronous active low input pin used to power down the device into a low power
state. This input is activated by the MODE selection pin / Real time system reset
signal for frequency gear ratio change or watchdog timer timeout. This signal is active
low.
Clock pin of SMBus circuitry, 5V tolerant.
Data pin for SMBus circuitry, 5V tolerant.
26
*(PD#)RESET#
I/O
IN
I/O
27
SCLK
28
SDATA
* Internal Pull-Up Resistor
** Internal Pull-Down Resistor
~ This output has 2X drive strength
Pin description continued on next page.
0653A—07/26/04
3
Integrated
Circuit
Systems, Inc.
ICS950908
Preliminary Product Preview
Pin Description Continued
PIN
#
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
PIN
NAME
DDRC5/SDRAM11
DDRT5/SDRAM10
DDRC4/SDRAM9
DDRT4/SDRAM8
GND
VDD3.3_2.5
DDRC3/SDRAM7
DDRT3/SDRAM6
DDRC2/SDRAM5
DDRT2/SDRAM4
GND
VDD3.3_2.5
DDRC1/SDRAM3
DDRT1/SDRAM2
DDRC0/SDRAM1
DDRT0/SDRAM0
BUF_IN
FBOUT
GND
CPUT1_CS
CPUT0_CS
VDDCPU2.5
VDDCPU3.3
CPUCLKC/CPUCLKODC
PIN
TYPE
OUT
OUT
OUT
OUT
PWR
PWR
OUT
OUT
OUT
OUT
PWR
PWR
OUT
OUT
OUT
OUT
IN
OUT
PWR
OUT
OUT
PWR
PWR
OUT
DESCRIPTION
"Complimentary" Clock of differential memory output / 3.3V SDRAM clock output
"True" Clock of differential memory output / 3.3V SDRAM clock output
"Complimentary" Clock of differential memory output / 3.3V SDRAM clock output
"True" Clock of differential memory output / 3.3V SDRAM clock output
Ground pin.
2.5V or 3.3V nominal power supply voltage.
"Complimentary" Clock of differential memory output / 3.3V SDRAM clock output
"True" Clock of differential memory output / 3.3V SDRAM clock output
"Complimentary" Clock of differential memory output / 3.3V SDRAM clock output
"True" Clock of differential memory output / 3.3V SDRAM clock output
Ground pin.
2.5V or 3.3V nominal power supply voltage.
"Complimentary" Clock of differential memory output / 3.3V SDRAM clock output
"True" Clock of differential memory output / 3.3V SDRAM clock output
"Complimentary" Clock of differential memory output / 3.3V SDRAM clock output
"True" Clock of differential memory output / 3.3V SDRAM clock output
Input Buffers for memory outputs.
Memory feed back output.
Ground pin.
True clock of differential pair 2.5V push-pull CPU outputs.
True clock of differential pair 2.5V push-pull CPU outputs.
Power pin for the CPUCLKs. 2.5V
Power pin for the CPUCLKs. 3.3V
"Complementary" clocks of differential pair CPU outputs. These are current mode
outputs. External resistors are required for voltage bias / "Complementary" clocks of
differential pair CPU outputs. These open drain outputs need an external 1.5V pull-up /
2.5V CPU clock output.
"True" clocks of differential pair CPU outputs. These are current mode outputs.
External resistors are required for voltage bias / "True" clocks of differential pair CPU
outputs. These open drain outputs need an external 1.5V pull-up / 2.5V CPU clock
output.
Ground pin.
Ref, XTAL power supply, nominal 3.3V
This 3.3V LVTTL input is a level sensitive strobe used to determine when latch inputs
are valid and are ready to be sampled. This is an active low input. / 14.318 MHz
reference clock.
53
54
55
56
CPUCLKT/CPUCLKODT
GND
VDDREF
Vtt_PWRGD#**/REF1
OUT
PWR
PWR
I/O
Mode Pin - Power Management Input Control
MODE, Pin 6
(Latched Input)
0
1
Pin 26
PD#
(Input)
RESET#
(Output)
Pin 18
CPU_STOP#
(Input)
PCICLK5
(Output)
Pin 8
PCI_STOP#
(Input)
AGP2
(Output)
0653A—07/26/04
4
Integrated
Circuit
Systems, Inc.
ICS950908
Preliminary Product Preview
General I
2
C serial interface information
How to Write:
Controller (host) sends a start bit.
Controller (host) sends the write address D2
(H)
ICS clock will
acknowledge
Controller (host) sends the begining byte location = N
ICS clock will
acknowledge
Controller (host) sends the data byte count = X
ICS clock will
acknowledge
Controller (host) starts sending
Byte N through
Byte N + X -1
(see Note 2)
• ICS clock will
acknowledge
each byte
one at a time
• Controller (host) sends a Stop bit
•
•
•
•
•
•
•
•
How to Read:
•
•
•
•
•
•
•
•
•
•
•
•
•
•
Controller (host) will send start bit.
Controller (host) sends the write address D2
(H)
ICS clock will
acknowledge
Controller (host) sends the begining byte
location = N
ICS clock will
acknowledge
Controller (host) will send a separate start bit.
Controller (host) sends the read address D3
(H)
ICS clock will
acknowledge
ICS clock will send the data byte count = X
ICS clock sends
Byte N + X -1
ICS clock sends
Byte 0 through byte X (if X
(H)
was written to byte 8)
.
Controller (host) will need to acknowledge each byte
Controllor (host) will send a not acknowledge bit
Controller (host) will send a stop bit
Index Block Write Operation
Controller (Host)
starT bit
T
Slave Address D2
(H)
WR
WRite
Beginning Byte = N
ACK
Data Byte Count = X
ACK
Beginning Byte N
ACK
X Byte
ICS (Slave/Receiver)
Index Block Read Operation
Controller (Host)
T
starT bit
Slave Address D2
(H)
WR
WRite
Beginning Byte = N
ACK
RT
Repeat starT
Slave Address D3
(H)
RD
ReaD
ACK
Data Byte Count = X
ACK
Beginning Byte N
ACK
X Byte
ICS (Slave/Receiver)
ACK
ACK
Byte N + X - 1
ACK
P
stoP bit
Byte N + X - 1
N
P
Not acknowledge
stoP bit
*See notes on the following page
.
0653A—07/26/04
5
查看更多>
参数对比
与ICS950908BGLF相近的元器件有：950908BGLF、950908BFLFT、950908BGLFT、ICS950908BGLFT、ICS950908BFLF。描述及对比如下：
型号 ICS950908BGLF 950908BGLF 950908BFLFT 950908BGLFT ICS950908BGLFT ICS950908BFLF
描述 Integrated Device Technology clock generators & support products PC main clock clock generators & support products PC main clock clock generators & support products PC main clock Integrated Device Technology Integrated Device Technology
产品种类
Product Category		 Integrated Device Technology Clock Generators & Support Products Clock Generators & Support Products Clock Generators & Support Products Integrated Device Technology Integrated Device Technology
室内定位技术，有人研究过么？
目前常见的定位技术主要有GPS卫星定位、蓝牙定位、WIFI网络定位、GPRS/CDMA移动通讯技术定...
banana RF/无线
选用单端探头还是差分探头？.
本帖最后由 jameswangsynnex 于 2015-3-3 19:59 编辑 选用单端探头...
feifei 移动便携
FIFO读写问题
大佬们，求助个问题：连续的数据流存到异步FIFO中，读写时钟的频率相同，但是不同源，所以会有相位差...
陈士双 FPGA/CPLD
多参量调试信号源之“高精度应用的20位电压源电路”
“高精度应用的20位电压源电路”视频介绍 http://videos.analog.com/vid...
蓝雨夜 ADI参考电路
2021年开源硬件峰会征集议案
开源硬件峰会（OHS）正在征集第十一次年度峰会的讨论议案！今年的峰会是虚拟的，将于美国东部时间20...
dcexpert DIY/开源硬件专区
TI官网申请的样品到手！
刚前几天申请了MSP430F1612和TUSB3410，打算自己做个USB仿真器，申请了三次终于...
眼大5子 微控制器 MCU
热门器件
热门资源推荐
windows驱动浅析 比较2个GPS IC性能的方法 磁通控制PWM方法的单片机控制逆变器 属于加密解密领域的 2.4G WIFI高增益天线制作总结 小波去噪方法分析与MATLAB仿真 SD 2.0 SPEC PCIE总线的FPGA设计方法 r410v3宽带路由器使用说明书TP_LINK PLC入门资料
筒仓中S型称重传感器 - 101BH的作用 TMS320C6678 的多核DSP 上电加载技术 《ARM嵌入式应用开发技术白金手册》源代码.rar msp430g2412比较器的问题？ 使用MSP430F5437A的ADC测量两节1.5v干电池电压 Altium Designer19使用几个疑问之六 micropythhon在STM32的配置中新增了USB允许选项 求教 射频or汽车行业？哪个会成为氮化镓增长最大的领域？ 关于wince5.0下虚拟串口的问题！
PIC单片机控制的遥控防盗报警器电路 用数字电路CD4069制作的万能遥控轻触开关 红外线探测报警器 短波AM发射器电路设计图 使用ESP8266从NTP服务器获取时间并在OLED显示器上显示 开关电源的基本组成及工作原理 用NE555制作定时器 带有短路保护系统的5V直流稳压电源电路图 如何调制IC555振荡器 基于ICL296的大电流开关稳压器电源电路
器件捷径:
00 01 02 03 04 05 06 07 08 09 0A 0C 0F 0J 0L 0M 0R 0S 0T 0Z 10 11 12 13 14 15 16 17 18 19 1A 1B 1C 1D 1E 1F 1H 1K 1M 1N 1P 1S 1T 1V 1X 1Z 20 21 22 23 24 25 26 27 28 29 2A 2B 2C 2D 2E 2F 2G 2K 2M 2N 2P 2Q 2R 2S 2T 2W 2Z 30 31 32 33 34 35 36 37 38 39 3A 3B 3C 3D 3E 3F 3G 3H 3J 3K 3L 3M 3N 3P 3R 3S 3T 3V 40 41 42 43 44 45 46 47 48 49 4A 4B 4C 4D 4M 4N 4P 4S 4T 50 51 52 53 54 55 56 57 58 59 5A 5B 5C 5E 5G 5H 5K 5M 5N 5P 5S 5T 5V 60 61 62 63 64 65 66 67 68 69 6A 6C 6E 6F 6M 6N 6P 6R 6S 6T 70 71 72 73 74 75 76 77 78 79 7A 7B 7C 7M 7N 7P 7Q 7V 7W 7X 80 81 82 83 84 85 86 87 88 89 8A 8D 8E 8L 8N 8P 8S 8T 8W 8Y 8Z 90 91 92 93 94 95 96 97 98 99 9A 9B 9C 9D 9F 9G 9H 9L 9S 9T 9W
需要登录后才可以下载。
登录取消