IDT7201LA20SO,IDT7201LA20SO pdf中文资料,IDT7201LA20SO引脚图,IDT7201LA20SO电路-Datasheet-电子工程世界

文档预览

CMOS ASYNCHRONOUS FIFO

256 x 9, 512 x 9, 1,024 x 9

Integrated Device Technology, Inc.

IDT7200L

IDT7201LA

IDT7202LA

FEATURES:

•

First-In/First-Out dual-port memory

256 x 9 organization (IDT7200)

512 x 9 organization (IDT7201)

1,024 x 9 organization (IDT7202)

Low power consumption

— Active: 770mW (max.)

—Power-down: 2.75mW (max.)

Ultra high speed—12ns access time

Asynchronous and simultaneous read and write

Fully expandable by both word depth and/or bit width

Pin and functionally compatible with 720X family

Status Flags: Empty, Half-Full, Full

Auto-retransmit capability

High-performance CEMOS™ technology

Military product compliant to MIL-STD-883, Class B

Standard Military Drawing #5962-87531, 5962-89666,

5962-89863 and 5962-89536 are listed on this function

Industrial temperature range (–40°C to +85°C) is

available (plastic packages only)

DESCRIPTION:

The IDT7200/7201/7202 are dual-port memories that load

and empty data on a first-in/first-out basis. The devices use

Full and Empty flags to prevent data overflow and underflow

and expansion logic to allow for unlimited expansion capability

in both word size and depth.

The reads and writes are internally sequential through the

use of ring pointers, with no address information required to

load and unload data. Data is toggled in and out of the devices

through the use of the Write (

) and Read (

) pins.

The devices utilize a 9-bit wide data array to allow for

control and parity bits at the user’s option. This feature is

especially useful in data communications applications where

it is necessary to use a parity bit for transmission/reception

error checking. It also features a Retransmit (

) capability

that allows for reset of the read pointer to its initial position

when

is pulsed low to allow for retransmission from the

beginning of data. A Half-Full Flag is available in the single

device mode and width expansion modes.

These FIFOs are fabricated using IDT’s high-speed CMOS

technology. They are designed for those applications requir-

ing asynchronous and simultaneous read/writes in multiproc-

essing and rate buffer applications. Military grade product is

manufactured in compliance with the latest revision of MIL-

STD-883, Class B.

•

FUNCTIONAL BLOCK DIAGRAM

DATA INPUTS

–D

)

WRITE

CONTROL

WRITE

POINTER

RAM

ARRAY

256 x 9

512 x 9

1,024 x 9

READ

POINTER

READ

CONTROL

THREE-

STATE

BUFFERS

DATA OUTPUTS

–Q

)

RESET

LOGIC

FLAG

LOGIC

The IDT logo is a trademark of Integrated Device Technology, Inc.

EXPANSION

LOGIC

2679 drw 01

MILITARY, INDUSTRIAL AND COMMERCIAL TEMPERATURE RANGES

Integrated Device Technology, Inc.

For latest information contact IDT's web site at www.idt.com or fax-on-demand at 408-492-8391.

SEPTEMBER 1997

DSC-2679/7

IDT7200/7201A/7202A CMOS ASYNCHRONOUS FIFO

256 x 9, 512 x 9 and 1,024 x 9

MILITARY, INDUSTRIAL AND COMMERCIAL TEMPERATURE RANGES

14 15 16 17 18 19 20

4 3 2 1 32 31 30

GND

INDEX

PIN CONFIGURATIONS

GND

2679 drw 02a

2679 drw 02b

PLASTIC DIP

(1)

PLASTIC THIN DIP

CERDIP

(1)

THIN CERDIP

SOIC

CERPAK

(1)

Reference

Identifier

P28-1

P28-2

D28-1

D28-3

SO28-3

E28-2

Order

Code

LCC

(1)

PLCC

Reference

Identifier

L32- 1

J32-1

TOP VIEW

Order

Code

TOP VIEW

NOTE:

1. The 600-mil-wide DIP (P28-1 and D28-1), CERPACK and LCC are not available for the 7200.

ABSOLUTE MAXIMUM RATINGS

Symbol

Rating

TERM

Terminal Voltage

with Respect

to GND

STG

Storage

Temperature

OUT

DC Output

Current

Com’l & Ind'l

–0.5 to +7.0

Mil.

Unit

–0.5 to +7.0 V

RECOMMENDED OPERATING

CONDITIONS

Symbol

CCM

CCC

GND

(1)

(2)

Parameter

Military Supply

Voltage

Commercial Supply

Voltage

Supply Voltage

Input High Voltage

Commercial

Input High Voltage

Military

Input Low Voltage

Commercial and

Military

Operating Temperature

Commercial

Operating Temperature

Industrial

Operating Temperature

Military

Min.

4.5

2.0

2.2

—

Typ.

5.0

—

Max. Unit

5.5

—

0.8

–55 to +125

–50 to +50

–65 to +155

–50 to +50

°C

NOTE:

2679 tbl 01

1. Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS

may cause permanent damage to the device. This is a stress rating only

and functional operation of the device at these or any other conditions

above those indicated in the operational sections of this specification is not

implied. Exposure to absolute maximum rating conditions for extended

periods may affect reliabilty.

–40

–55

—

125

°C

CAPACITANCE

= +25°C, f = 1.0 MHz)

Symbol

OUT

Parameter

(1)

Input Capacitance

Output Capacitance

Condition

= 0V

OUT

= 0V

Max.

Unit

2679 tbl 02

NOTE:

1. This parameter is sampled and not 100% tested.

NOTES:

1. V

= 2.6V for

input (commercial).

= 2.8V for

input (military).

2. 1.5V undershoots are allowed for 10ns once per cycle.

2679 tbl 03

IDT7200/7201A/7202A CMOS ASYNCHRONOUS FIFO

256 x 9, 512 x 9 and 1,024 x 9

MILITARY, INDUSTRIAL AND COMMERCIAL TEMPERATURE RANGES

DC ELECTRICAL CHARACTERISTICS

(Commercial: V

= 5V

10%, T

= 0°C to +70°C; Industrial: V

= 5V

10%, T

= –40°C to +85°C; Military: V

= 5V

10%, T

= –55°C to +125°C)

IDT7200L

IDT7201LA

IDT7202LA

Com'l & Ind'l

(1)

= 12, 15, 20, 25, 35 ns

Symbol

LI(2)

LO(3)

CC1(4,5,6)

CC2(4,6,7)

CC3

(L)

(4,6,7)

Parameter

Input Leakage Current (Any Input)

Output Leakage Current

Output Logic “1” Voltage I

= –2mA

Output Logic “0” Voltage I

= 8mA

Active Power Supply Current

Standby Current (

)

Power Down Current

Min.

–1

–10

2.4

—

Typ.

—

Max.

—

0.4

125

0.5

Min.

–10

2.4

—

IDT7200L

IDT7201LA

IDT7202LA

Military

= 20, 30, 40 ns

Typ.

—

Max.

—

0.4

140

0.9

Unit

µA

2679 tbl 04

IDT7200L

IDT7201LA

IDT7202LA

Commercial

= 50 ns

Symbol

LI(2)

LO(3)

CC1(4,5,6)

CC2(4,6,7)

CC3

(L)

(4,6,7)

Parameter

Input Leakage Current (Any Input)

Output Leakage Current

Output Logic “1” Voltage I

= –2mA

Output Logic “0” Voltage I

= 8mA

Active Power Supply Current

Standby Current (

)

Power Down Current

Min.

–1

–10

2.4

—

Typ.

—

Max.

—

0.4

0.5

IDT7200L

IDT7201LA

IDT7202LA

Military

= 50, 65, 80, 120 ns

Min.

–10

2.4

—

Typ.

—

Max.

—

0.4

100

0.9

Unit

µA

NOTES:

2679 tbl 05

1. Industrial temperature range product for the 25 ns speed grade is available as a standard device. All other speed grades are available by special order.

2. Measurements with 0.4

≤

≥

, 0.4

≤

OUT

≤

4. Tested with outputs open (I

OUT

= 0).

5. RCLK and WCLK toggle at 20 MHz and data inputs switch at 10 MHz.

6. I

measurements are made with outputs open.

7. All Inputs = V

- 0.2V or GND + 0.2V, except RCLK and WCLK, which toggle at 20 MHz.

AC TEST CONDITIONS

Input Pulse Levels

Input Rise/Fall Times

Input Timing Reference Levels

Output Reference Levels

Output Load

GND to 3.0V

5ns

1.5V

See Figure 1

2679 tbl 08

IDT7200/7201A/7202A CMOS ASYNCHRONOUS FIFO

256 x 9, 512 x 9 and 1,024 x 9

MILITARY, INDUSTRIAL AND COMMERCIAL TEMPERATURE RANGES

AC ELECTRICAL CHARACTERISTICS

(1)

(Commercial: V

= 5V

10%, T

= 0°C to +70°C; Industrial: V

= 5V

10%, T

= –40°C to +85°C; Military: V

= 5V

10%, T

= –55°C to +125°C)

Commercial

7200L12 7200L15

7201LA12 7201LA15

7202LA12 7202LA15

Symbol

RPW

RLZ

WLZ

RHZ

WPW

RSC

RSS

RSR

RTC

RTS

RTR

EFL

RTF

REF

RFF

RPE

WEF

WFF

WHF

RHF

WPF

XOL

XOH

XIR

XIS

Parameter

Shift Frequency

Read Cycle Time

Access Time

Read Recovery Time

Read Pulse Width

(3)

Read Pulse Low to Data Bus at Low Z

(4)

Write Pulse High to Data Bus at Low Z

(4,5)

Data Valid from Read Pulse High

Read Pulse High to Data Bus at High Z

(4)

Write Cycle Time

Write Pulse Width

(3)

Write Recovery Time

Data Set-up Time

Data Hold Time

Reset Cycle Time

Reset Pulse Width

(3)

Reset Set-up Time

(4)

Reset Recovery Time

Retransmit Cycle Time

Retransmit Pulse Width

(3)

Retransmit Set-up Time

(4)

Com'l & Mil. Com'l & Ind'l

(2)

7200L20

7201LA20

7202LA20

—

33.3

—

7200L25

7201LA25

7202LA25

Min.

—

28.5

—

Military

Com'l

7200L30 7200L35

7201LA30 7201LA35

7202LA30 7202LA35

—

22.2 MHz

—

2679 tbl 06

Min. Max. Min. Max. Min. Max.

—

Max. Min. Max. Min. Max. Unit

Retransmit Recovery Time

Reset to Empty Flag Low

Retransmit Low to Flags Valid

Read Low to Empty Flag Low

Read High to Full Flag High

Read Pulse Width after

High

Write High to Empty Flag High

Write Low to Full Flag Low

Write Low to Half-Full Flag Low

Read High to Half-Full Flag High

Write Pulse Width after

High

Read/Write to

Low

Read/Write to

High

HFH,FFH

Reset to Half-Full and Full Flag High

Pulse Width

(3)

Recovery Time

Set-up Time

NOTES:

1. Timings referenced as in AC Test Conditions.

2. Industrial temperature range is available by special order for

speed grades faster than 25ns.

3. Pulse widths less than minimum value are not allowed.

4. Values guaranteed by design, not currently tested.

5. Only applies to read data flow-through mode.

IDT7200/7201A/7202A CMOS ASYNCHRONOUS FIFO

256 x 9, 512 x 9 and 1,024 x 9

MILITARY, INDUSTRIAL AND COMMERCIAL TEMPERATURE RANGES

AC ELECTRICAL CHARACTERISTICS

(1)

(Continued)

(Commercial: V

= 5V

10%, T

= 0°C to +70°C; Industrial: V

= 5V

10%, T

= –40°C to +85°C; Military: V

= 5V

10%, T

= –55°C to +125°C)

Military

7200 L40

7201LA40

7202LA40

Symbol

RPW

RLZ

WLZ

RHZ

WPW

RSC

RSS

RSR

RTC

RTS

RTR

EFL

RTF

REF

RFF

RPE

WEF

WFF

WHF

RHF

WPF

XOL

XOH

XIR

XIS

Parameter

Shift Frequency

Read Cycle Time

Access Time

Read Recovery Time

Read Pulse Width

(3)

Read Pulse Low to Data Bus at Low Z

(4)

Write Pulse High to Data Bus at Low Z

(4, 5)

Data Valid from Read Pulse High

Read Pulse High to Data Bus at High Z

(4)

Write Cycle Time

Write Pulse Width

(3)

Write Recovery Time

Data Set-up Time

Data Hold Time

Reset Cycle Time

Reset Pulse Width

(3)

Com'l & Mil.

7200L50

7201LA50

7202LA50

Max.

—

7200L65

7201LA65

7202LA65

Min.

—

Max.

12.5

—

Military

(2)

7200L80

7201LA80

7202LA80

Min.

—

100

—

100

—

Max.

—

100

—

100

—

7200L120

7201LA120

7202LA120

Min.

—

140

—

120

—

140

120

140

120

140

120

—

120

—

120

—

120

Max.

—

120

—

140

—

140

—

120

—

Unit

MHz

2679 tbl 07

Min.

—

Max. Min.

—

Reset Set-up Time

(4)

Reset Recovery Time

Retransmit Cycle Time

Retransmit Pulse Width

(3)

Retransmit Set-up Time

(4)

Retransmit Recovery Time

Reset to Empty Flag Low

Retransmit Low to Flags Valid

Read Low to Empty Flag Low

Read High to Full Flag High

Read Pulse Width after

High

Write High to Empty Flag High

Write Low to Full Flag Low

Write Low to Half-Full Flag Low

Read High to Half-Full Flag High

Write Pulse Width after

High

Read/Write to

Low

Read/Write to

High

HFH,FFH

Reset to Half-Full and Full Flag High

Pulse Width

(3)

Recovery Time

Set-up Time

NOTES:

1. Timings referenced as in AC Test Conditions

2. Speed grades 65, 80 and 120 not available in the CERPACK

3. Pulse widths less than minimum value are not allowed.

4. Values guaranteed by design, not currently tested.

5. Only applies to read data flow-through mode.