首页 > 器件类别 > 逻辑 > 逻辑

IN74ACT533N

FF/Latch

器件类别:逻辑    逻辑   

厂商名称:INTEGRAL

厂商官网:http://www.integral.by/english.phtml

下载文档
器件参数
参数名称
属性值
包装说明
,
Reach Compliance Code
unknown
Base Number Matches
1
文档预览
TECHNICAL DATA
IN74ACT533
Octal 3-State Inverting
Transparent Latch
High-Speed Silicon-Gate CMOS
The IN74ACT533 is identical in pinout to the LS/ALS533,
HC/HCT533. The IN74ACT533 may be used as a level converter for
interfacing TTL or NMOS outputs to High Speed CMOS inputs.
These latches appear transparent to data (i.e., the outputs change
asynchronously) when Latch Enable is high. The data appears as the
outputs in inverted form. When Latch Enable goes low, data meeting
the setup and hold time becomes latched.
The Output Enable input does not affect the state of the latches, but
when Output Enable is high, all device outputs are forced to the high-
impedance state. Thus, data may be latched even when the outputs are
not enabled.
TTL/NMOS Compatible Input Levels
Outputs Directly Interface to CMOS, NMOS, and TTL
Operating Voltage Range: 4.5 to 5.5 V
Low Input Current: 1.0
µA;
0.1
µA
@ 25°C
Outputs Source/Sink 24 mA
3-State Outputs for Bus Interfacing
ORDERING INFORMATION
IN74ACT533N Plastic
IN74ACT533DW SOIC
T
A
= -40° to 85° C for all
packages
PIN ASSIGNMENT
LOGIC DIAGRAM
FUNCTION TABLE
Inputs
Output
Enable
L
L
L
Latch
Enable
H
H
L
D
H
L
X
X
Output
Q
L
H
no
change
Z
P
IN 20=V
CC
PIN 10 = GND
H
X
X = don’t care
Z = high impedance
441
IN74ACT533
MAXIMUM RATINGS
*
Symbol
V
CC
V
IN
V
OUT
I
IN
I
OUT
I
CC
P
D
Tstg
T
L
*
Parameter
DC Supply Voltage (Referenced to GND)
DC Input Voltage (Referenced to GND)
DC Output Voltage (Referenced to GND)
DC Input Current, per Pin
DC Output Sink/Source Current, per Pin
DC Supply Current, V
CC
and GND Pins
Power Dissipation in Still Air, Plastic DIP+
SOIC Package+
Storage Temperature
Lead Temperature, 1 mm from Case for 10 Seconds
(Plastic DIP or SOIC Package)
Value
-0.5 to +7.0
-0.5 to V
CC
+0.5
-0.5 to V
CC
+0.5
±20
±50
±50
750
500
-65 to +150
260
Unit
V
V
V
mA
mA
mA
mW
°C
°C
Maximum Ratings are those values beyond which damage to the device may occur.
Functional operation should be restricted to the Recommended Operating Conditions.
+Derating - Plastic DIP: - 10 mW/°C from 65° to 125°C
SOIC Package: : - 7 mW/°C from 65° to 125°C
RECOMMENDED OPERATING CONDITIONS
Symbol
V
CC
V
IN
, V
OUT
T
J
T
A
I
OH
I
OL
t
r
, t
f
*
Parameter
DC Supply Voltage (Referenced to GND)
DC Input Voltage, Output Voltage (Referenced to GND)
Junction Temperature (PDIP)
Operating Temperature, All Package Types
Output Current - High
Output Current - Low
Input Rise and Fall Time
*
(except Schmitt Inputs)
V
CC
=4.5 V
V
CC
=5.5 V
Min
4.5
0
-40
Max
5.5
V
CC
140
+85
-24
24
Unit
V
V
°C
°C
mA
mA
ns/V
0
0
10
8.0
V
IN
from 0.8 V to 2.0 V
This device contains protection circuitry to guard against damage due to high static voltages or electric
fields. However, precautions must be taken to avoid applications of any voltage higher than maximum rated
voltages to this high-impedance circuit. For proper operation, V
IN
and V
OUT
should be constrained to the range
GND≤(V
IN
or V
OUT
)≤V
CC
.
Unused inputs must always be tied to an appropriate logic voltage level (e.g., either GND or V
CC
).
Unused outputs must be left open.
442
IN74ACT533
DC ELECTRICAL CHARACTERISTICS
(Voltages Referenced to GND)
V
CC
Symbol
V
IH
V
IL
V
OH
Parameter
Minimum High-Level
Input Voltage
Maximum Low -
Level Input Voltage
Minimum High-Level
Output Voltage
Test Conditions
V
OUT
= 0.1 V or V
CC
-0.1 V
V
OUT
= 0.1 V or V
CC
-0.1 V
I
OUT
-50
µA
*
Guaranteed Limits
25
°C
2.0
2.0
0.8
0.8
4.4
5.4
3.86
4.86
0.1
0.1
0.36
0.36
±0.1
-40°C to
85°C
2.0
2.0
0.8
0.8
4.4
5.4
3.76
4.76
0.1
0.1
0.44
0.44
±1.0
1.5
±0.5
±5.0
µA
mA
µA
V
Unit
V
V
V
V
4.5
5.5
4.5
5.5
4.5
5.5
4.5
5.5
4.5
5.5
4.5
5.5
5.5
5.5
5.5
V
IN
=V
IH
or V
IL
I
OH
=-24 mA
I
OH
=-24 mA
V
OL
Maximum Low-Level
Output Voltage
I
OUT
50
µA
V
IN
= V
IH
or V
IL
I
OL
=24 mA
I
OL
=24 mA
I
IN
∆I
CCT
I
OZ
Maximum Input
Leakage Current
Additional Max.
I
CC
/Input
Maximum Three-
State Leakage
Current
+Minimum Dynamic
Output Current
+Minimum Dynamic
Output Current
Maximum Quiescent
Supply Current
(per Package)
V
IN
=V
CC
or GND
V
IN
=V
CC
- 2.1 V
V
IN
(OE)= V
IH
or V
IL
V
IN
=V
CC
or GND
V
OUT
=V
CC
or GND
V
OLD
=1.65 V Max
V
OHD
=3.85 V Min
V
IN
=V
CC
or GND
*
I
OLD
I
OHD
I
CC
5.5
5.5
5.5
8.0
75
-75
80
mA
mA
µA
All outputs loaded; thresholds on input associated with output under test.
+Maximum test duration 2.0 ms, one output loaded at a time.
*
443
IN74ACT533
AC ELECTRICAL CHARACTERISTICS
(V
CC
=5.0 V
±
10%, C
L
=50pF,Input t
r
=t
f
=3.0 ns)
Guaranteed Limits
Symbol
t
PLH
t
PHL
t
PLH
t
PHL
t
PZH
t
PZL
t
PHZ
t
PLZ
C
IN
Parameter
Propagation Delay, Input D to Q (Figure 1)
Propagation Delay, Input D to Q (Figure 1)
Propagation Delay, Latch Enable to Q
(Figure 2)
Propagation Delay, Latch Enable to Q
(Figure 2)
Propagation Delay, Output Enable to Q
(Figure 3)
Propagation Delay, Output Enable to Q
(Figure 3)
Propagation Delay, Output Enable to Q
(Figure 3)
Propagation Delay, Output Enable to Q
(Figure 3)
Maximum Input Capacitance
25
°C
Min
2.5
2.5
2.5
2.5
2.0
2.0
2.0
2.0
4.5
Max
10.5
10.0
10.5
10.5
10.0
10.0
10.0
10.0
-40°C to 85°C
Min
2.0
2.0
2.0
2.0
1.5
1.5
1.5
1.5
4.5
Max
11.5
11.0
11.5
11.5
11.0
11.0
11.0
11.0
ns
ns
ns
ns
ns
ns
ns
ns
pF
Unit
Typical @25°C,V
CC
=5.0 V
C
PD
Power Dissipation Capacitance
40
pF
TIMING REQUIREMENTS
(V
CC
=5.0 V
±
10%, C
L
=50pF, Input t
r
=t
f
=3.0 ns)
Guaranteed Limits
Symbol
t
su
t
h
t
w
Parameter
Minimum Setup Time, Input D to Latch Enable
(Figure 4)
Minimum Hold Time, Latch Enable to
Input D (Figure 4)
Minimum Pulse Width, Latch Enable
(Figure 2)
25
°C
3.0
2.0
5.0
-40°C to
85°C
4.0
2.5
6.0
Unit
ns
ns
ns
444
IN74ACT533
Figure 1. Switching Waveforms
Figure 2. Switching Waveforms
Figure 3. Switching Waveforms
Figure 4. Switching Waveforms
EXPANDED LOGIC DIAGRAM
445
查看更多>
参数对比
与IN74ACT533N相近的元器件有:IN74ACT533DW。描述及对比如下:
型号 IN74ACT533N IN74ACT533DW
描述 FF/Latch FF/Latch
Reach Compliance Code unknown unknown
Base Number Matches 1 1
你问我答,【夏宇闻老师专栏】与你一起探讨FPGA设计!
夏宇闻老师——毕业于清华大学,北京航空航天大学教授,国内最早从事复杂数字逻辑和嵌入式系统设...
EEWORLD社区 FPGA/CPLD
IR2101做H桥时高端输出波形不正常
IR2101做H桥时高端输出波形不正常,下降沿会在很长时间拉宽,低端正常,互补带死区波形,如图,...
wb8899 电源技术
最近接触了两块3D打印机的控制板,有些困惑,想请大神发表下看法
最近接触了两块3D打印机的控制板,关于他们的供电设计有些困惑,想请大神发表下看法,3D打印机控制板用...
晓寒 stm32/stm8
求西门子资料:mc35 GPRS Startup User’s Guide
mc35 GPRS Startup User’s Guide,哪有有这个资料啊,是西门子的,但从网上...
hjkl645 嵌入式系统
有没有人打算出手kindle
最近想买个kindle,有没有用过,或者打算出手的 有没有人打算出手kindle 现在新的价格也不...
1021352522 创意市集
纯手工拼晶体管!可跑程序的CPU原来是这样做出来的!
【来源:量子位】 一个人,到底能 肝 到什么程度? 最近B站上大火的一个视频,或许给了这个...
eric_wang 创意市集
热门器件
热门资源推荐
器件捷径:
L0 L1 L2 L3 L4 L5 L6 L7 L8 L9 LA LB LC LD LE LF LG LH LI LJ LK LL LM LN LO LP LQ LR LS LT LU LV LW LX LY LZ M0 M1 M2 M3 M4 M5 M6 M7 M8 M9 MA MB MC MD ME MF MG MH MI MJ MK ML MM MN MO MP MQ MR MS MT MU MV MW MX MY MZ N0 N1 N2 N3 N4 N5 N6 N7 N8 NA NB NC ND NE NF NG NH NI NJ NK NL NM NN NO NP NQ NR NS NT NU NV NX NZ O0 O1 O2 O3 OA OB OC OD OE OF OG OH OI OJ OK OL OM ON OP OQ OR OS OT OV OX OY OZ P0 P1 P2 P3 P4 P5 P6 P7 P8 P9 PA PB PC PD PE PF PG PH PI PJ PK PL PM PN PO PP PQ PR PS PT PU PV PW PX PY PZ Q1 Q2 Q3 Q4 Q5 Q6 Q8 Q9 QA QB QC QE QF QG QH QK QL QM QP QR QS QT QV QW QX QY R0 R1 R2 R3 R4 R5 R6 R7 R8 R9 RA RB RC RD RE RF RG RH RI RJ RK RL RM RN RO RP RQ RR RS RT RU RV RW RX RY RZ
需要登录后才可以下载。
登录取消