首页 > 器件类别 > 存储 > 存储

IS24C01B-2ZLI-TR

EEPROM, 128X8, Serial, CMOS, PDSO8, 3 X 4.40 MM, LEAD FREE, MO-153, TSSOP-8

器件类别:存储    存储   

厂商名称:Integrated Silicon Solution ( ISSI )

器件标准:

下载文档
IS24C01B-2ZLI-TR 在线购买

供应商:

器件:IS24C01B-2ZLI-TR

价格:-

最低购买:-

库存:点击查看

点击购买

器件参数
参数名称
属性值
是否Rohs认证
符合
厂商名称
Integrated Silicon Solution ( ISSI )
零件包装代码
TSSOP
包装说明
3 X 4.40 MM, LEAD FREE, MO-153, TSSOP-8
针数
8
Reach Compliance Code
compliant
ECCN代码
EAR99
最大时钟频率 (fCLK)
0.4 MHz
数据保留时间-最小值
100
耐久性
1000000 Write/Erase Cycles
I2C控制字节
1010DDDR
JESD-30 代码
R-PDSO-G8
长度
4.4 mm
内存密度
1024 bit
内存集成电路类型
EEPROM
内存宽度
8
功能数量
1
端子数量
8
字数
128 words
字数代码
128
工作模式
SYNCHRONOUS
最高工作温度
85 °C
最低工作温度
-40 °C
组织
128X8
封装主体材料
PLASTIC/EPOXY
封装代码
TSOP1
封装等效代码
TSSOP8,.25
封装形状
RECTANGULAR
封装形式
SMALL OUTLINE, THIN PROFILE
并行/串行
SERIAL
电源
2/5 V
认证状态
Not Qualified
座面最大高度
1.2 mm
串行总线类型
I2C
最大待机电流
0.000001 A
最大压摆率
0.003 mA
最大供电电压 (Vsup)
5.5 V
最小供电电压 (Vsup)
1.8 V
标称供电电压 (Vsup)
2.5 V
表面贴装
YES
技术
CMOS
温度等级
INDUSTRIAL
端子形式
GULL WING
端子节距
0.65 mm
端子位置
DUAL
宽度
3 mm
最长写入周期时间 (tWC)
5 ms
写保护
HARDWARE
文档预览
IS24C01B IS24C02B
IS24C01B/02B
2-WIRE (I C)
2
1K-bit/2K-bit
SERIAL EEPROM
Integrated Silicon Solution, Inc. — www.issi.com
Rev. F
09/11/09
1
IS24C01B IS24C02B
TABLE OF COnTEnTS
Features ……………………………………………………….…………….................3
Description ………………………………………………...……………….................3
Functional Block Diagram ……………………………………………….................4
Pin Configuration & Description ………………………………………..................5
Device Operations …..…………………………………………………….................6
Absolute Maximum Ratings ……………………………………………..................14
DC Characteristics ………………………………………………………...................14
AC Characteristics ………………………………………………………...................15
Ordering Information ……………………………………………………...................16
Packaging Information ….………………………………………………...................17
2
Integrated Silicon Solution, Inc. — www.issi.com
Rev. F
9/11/09
IS24C01B IS24C02B
1K-bit/2K-bit
2-WIRE SERIAL CMOS EEPROM
FEATURES
• Two-Wire Serial Interface, I
2
C
TM
compatible
– Bi-directional data transfer protocol
• Wide Voltage Operation
– Vcc = 1.8V to 5.5V
• 400 KHz (2.5V) and 1 MHz (5.0V) compatibility
• Low Power
– Standby Current: 1 µA or less (1.8V)
– Read Current: 2 mA or less (5.0V)
– Write Current: 3 mA or less (5.0V)
• Hardware Data Protection
– Write Protect Pin
• Sequential Read Feature
• Filtered Inputs for Noise Suppression
• Self time write cycle with auto clear
5 ms max. @ 2.5V
• Memory Organization:
– IS24C01B: 128x8 (1K bits)
– IS24C02B: 256x8 (2K bits)
• 8-Byte Page Write Buffer
• High Reliability
– Endurance: 1,000,000 Cycles
– Data Retention: 100 Years
• Industrial temperature grade
• Packages: SOIC/SOP, TSSOP, DFN, and UDFN.
DESCRIPTIOn
The IS24C01B and IS24C02B are EEPROM de-
vices that use the industrial standard 2-wire, I
2
C,
interface for communications. The IS24C01B and
IS24C02B contain a memory array of 1K-bits (128
x 8) and 2K-bits (256 x 8), respectively. Each de-
vice is organized into 8 byte pages for page write
mode.
This EEPROM operates in a wide voltage range of
1.8V to 5.5V to be compatible with most applica-
tion voltages. ISSI designed this device family to
be a practical, low-power 2-wire EEPROM solution.
The devices are offered in lead-free, RoHS, halo-
gen free or Green. The available package types are
8-pin SOIC, TSSOP, DFN, and UDFN.
The IS24C01B/02B maintains compatibility with
the popular 2-wire bus protocol, so it is easy to
use in applications implementing this bus type.
The simple bus consists of the Serial Clock wire
(SCL) and the Serial Data wire (SDA). Using the
bus, a Master device such as a microcontroller is
usually connected to one or more Slave devices
such as this device. The bit stream over the SDA
line includes a series of bytes, which identifies a
particular Slave device, an instruction, an address
within that Slave device, and a series of data, if ap-
propriate. The IS24C01B/02B has a
Write Protect pin (WP) to allow blocking of any
write instruction transmitted over the bus.
Copyright © 2008 Integrated Silicon Solution, Inc. All rights reserved. ISSI reserves the right to make changes to this specification and its products at any time without
notice. ISSI products are not designed, intended, authorized or warranted for use as components in systems or equipment intended for critical medical or surgical equip-
ment, aerospace systems, or for other applications planned to support or sustain life. It is the customer's obligation to optimize the design in their own products for the best
performance and optimization on the functionality and etc. ISSI assumes no liability arising out of the application or use of any information, products or services described
herein. Customers are advised to obtain the latest version of this device specification before relying on any published information and prior placing orders for products.
Integrated Silicon Solution, Inc. — www.issi.com
Rev. F
09/11/09
3
IS24C01B IS24C02B
FUNCTIONAL BLOCK DIAGRAM
Vcc
8
HIGH VOLTAGE
GENERATOR,
TIMING & CONTROL
SDA
SCL
WP
5
7
X
DECODER
6
CONTROL
LOGIC
SLAVE ADDRESS
REGISTER &
COMPARATOR
EEPROM
ARRAY
A0
A1
A2
1
2
3
WORD ADDRESS
COUNTER
Y
DECODER
GND
4
ACK
nMOS
Clock
DI/O
>
DATA
REGISTER
4
Integrated Silicon Solution, Inc. — www.issi.com
Rev. F
9/11/09
IS24C01B IS24C02B
PIN CONFIGURATION
8-Pin SOIC, TSSOP
8-pad UDFn, DFn
A0
A1
A2
GND
1
2
3
4
8
7
6
5
VCC
WP
SCL
SDA
A0 1
A1 2
A2 3
GND 4
8 VCC
7 WP
6 SCL
5 SDA
(Top View)
PIn DESCRIPTIOnS
A0-A2
SDA
SCL
WP
Vcc
GND
Address Inputs
Serial Address/Data I/O
Serial Clock Input
Write Protect Input
Power Supply
Ground
SCL
This input clock pin is used to synchronize the data transfer
to and from the device.
SDA
The SDA is a Bi-directional pin used to transfer addresses
and data into and out of the device. The SDA pin is an open
drain output and can be wire-Or'ed with other open drain or
open collector outputs. The SDA bus
requires
a pullup resistor
to Vcc.
A0, A1, A2
The A0, A1 and A2 are the device address inputs. The
IS24C01B/02B uses the A0, A1, and A2 for hardware addressing
and a total of 8 devices may be used on a single bus system.
When the A0, A1, or A2 inputs are left floating, the input
internally defaults to zero.
WP
WP is the Write Protect pin. If the WP pin is tied to V
cc
on
the EEPROM, the entire array becomes Write Protected
(Read only). When WP is tied to GND or left floating normal
read/write operations are allowed to the device.
Integrated Silicon Solution, Inc. — www.issi.com
Rev. F
9/11/09
5
查看更多>
关于 ccs5.4的安装问题
为毛我装css5.4过程中出现 file:///C:/Users/Eshijie/Documents...
你好大神 微控制器 MCU
AD/DA
国内军工单位AD、DA ADC: 1.YA16D125:16位125MHz双通道A/D转换器(=...
qdk12 FPGA/CPLD
如何在MYD-SAMA5D3X平台上快速搭建Android系统
MYD-SAMA5D3X 平台是深圳市米尔科技有限公司推出的基于 ATMEL SAMA5D3X 系...
runqrs 嵌入式系统
盗情报警电话装置
...
lorant 移动便携
上电后stm32烧掉
我遇到stm32f103c8的一个问题:我只焊上电源处的去偶电容,然后上电,再用万用表去量电源处...
ningwenguo stm32/stm8
跟我学模拟电子电路(PDF)
请先登陆再下载 跟我学模拟电子电路(PDF) 跟我学模拟电子电路2(PDF) 回复: 跟我学模拟...
云痕 模拟电子
热门器件
热门资源推荐
器件捷径:
E0 E1 E2 E3 E4 E5 E6 E7 E8 E9 EA EB EC ED EE EF EG EH EI EJ EK EL EM EN EO EP EQ ER ES ET EU EV EW EX EY EZ F0 F1 F2 F3 F4 F5 F6 F7 F8 F9 FA FB FC FD FE FF FG FH FI FJ FK FL FM FN FO FP FQ FR FS FT FU FV FW FX FY FZ G0 G1 G2 G3 G4 G5 G6 G7 G8 G9 GA GB GC GD GE GF GG GH GI GJ GK GL GM GN GO GP GQ GR GS GT GU GV GW GX GZ H0 H1 H2 H3 H4 H5 H6 H7 H8 HA HB HC HD HE HF HG HH HI HJ HK HL HM HN HO HP HQ HR HS HT HU HV HW HX HY HZ I1 I2 I3 I4 I5 I6 I7 IA IB IC ID IE IF IG IH II IK IL IM IN IO IP IQ IR IS IT IU IV IW IX J0 J1 J2 J6 J7 JA JB JC JD JE JF JG JH JJ JK JL JM JN JP JQ JR JS JT JV JW JX JZ K0 K1 K2 K3 K4 K5 K6 K7 K8 K9 KA KB KC KD KE KF KG KH KI KJ KK KL KM KN KO KP KQ KR KS KT KU KV KW KX KY KZ
需要登录后才可以下载。
登录取消