型号
  • 型号
  • 关键词
首页 > 器件类别 > 存储

IS61LF51236A-7.5B3I-TR

IC SRAM 18M PARALLEL 165TFBGA

器件类别：存储   

厂商名称：ISSI(芯成半导体)

厂商官网：http://www.issi.com/

器件标准：

下载文档
参数 预览
器件参数
参数名称
属性值
存储器类型
易失
存储器格式
SRAM
技术
SRAM - 同步
存储容量
18Mb （512K x 36）
时钟频率
117MHz
访问时间
7.5ns
存储器接口
并联
电压 - 电源
3.135 V ~ 3.465 V
工作温度
-40°C ~ 85°C（TA）
安装类型
表面贴装
封装/外壳
165-TBGA
供应商器件封装
165-TFBGA（13x15）
文档预览
IS61LF25672A IS61VF25672A
IS61LF51236A IS61VF51236A
IS61LF102418A IS61VF102418A
256K x 72, 512K x 36, 1024K x 18
18Mb SYNCHRONOUS FLOW-THROUGH
STATIC RAM
FEATURES
• Internal self-timed write cycle
• Individual Byte Write Control and Global Write
• Clock controlled, registered address, data and
control
• Burst sequence control using MODE input
• Three chip enable option for simple depth expan-
sion and address pipelining
• Common data inputs and data outputs
• Auto Power-down during deselect
• Single cycle deselect
• Snooze MODE for reduced-power standby
• JTAG Boundary Scan for PBGA package
• Power Supply
LF: V
DD
3.3V + 5%, V
DDQ
3.3V/2.5V + 5%
VF: V
DD
2.5V + 5%, V
DDQ
2.5V + 5%
• JEDEC 100-Pin TQFP, 119-pin PBGA, 209-Ball
PBGA and 165-pin PBGA packages.
• Lead-free available
JULY 2010
DESCRIPTION
The
ISSI
IS61LF/VF25672A, IS61LF/VF51236A and
IS61LF/VF102418A are high-speed, low-power synchro-
nous static RAMs designed to provide burstable, high-
performance memory for communication and networking
applications. The IS61LF/VF25672A is organized as
262,144 words by 72 bits. The IS61LF/VF51236A is orga-
nized as 524,288 words by 36 bits. The IS61LF/VF102418A
is organized as 1,048,576 words by 18 bits. Fabricated
with
ISSI
's advanced CMOS technology, the device inte-
grates a 2-bit burst counter, high-speed SRAM core, and
high-drive capability outputs into a single monolithic cir-
cuit. All synchronous inputs pass through registers con-
trolled by a positive-edge-triggered single clock input.
Write cycles are internally self-timed and are initiated by
the rising edge of the clock input. Write cycles can be one
to four bytes wide as controlled by the write control inputs.
Separate byte enables allow individual bytes to be written.
Byte write operation is performed by using byte write
enable (BWE) input combined with one or more individual
byte write signals (BWx). In addition, Global Write (GW) is
available for writing all bytes at one time, regardless of the
byte write controls.
Bursts can be initiated with either
ADSP
(Address Status
Processor) or
ADSC
(Address Status Cache Controller)
input pins. Subsequent burst addresses can be generated
internally and controlled by the
ADV
(burst address ad-
vance) input pin.
The mode pin is used to select the burst sequence order,
Linear burst is achieved when this pin is tied LOW.
Interleave burst is achieved when this pin is tied HIGH or
left floating.
FAST ACCESS TIME
Symbol
t
KQ
t
KC
Parameter
Clock Access Time
Cycle Time
Frequency
-6.5
6.5
7.5
133
-7.5
7.5
8.5
117
Units
ns
ns
MHz
Copyright © 2010 Integrated Silicon Solution, Inc. All rights reserved. ISSI reserves the right to make changes to this specification and its products at any time
without notice. ISSI assumes no liability arising out of the application or use of any information, products or services described herein. Customers are advised to
obtain the latest version of this device specification before relying on any published information and before placing orders for products.
Integrated Silicon Solution, Inc. does not recommend the use of any of its products in life support applications where the failure or malfunction of the product can
reasonably be expected to cause failure of the life support system or to significantly affect its safety or effectiveness. Products are not authorized for use in such
applications unless Integrated Silicon Solution, Inc. receives written assurance to its satisfaction, that:
a.) the risk of injury or damage has been minimized;
b.) the user assume all such risks; and
c.) potential liability of Integrated Silicon Solution, Inc is adequately protected under the circumstances
Integrated Silicon Solution, Inc.
Rev. K
07/29/2010
1
IS61LF25672A
IS61VF25672A
BLOCK DIAGRAM
IS61LF51236A IS61LF102418A
IS61VF51236A IS61VF102418A
MODE
Q0
A0'
CLK
CLK
A0
BINARY
COUNTER
ADV
ADSC
ADSP
CE
CLR
Q1
A1'
A1
256Kx72;
512Kx36;
1024Kx18;
MEMORY ARRAY
17/18
19/20
19/20
A
D
Q
ADDRESS
REGISTER
CE
CLK
36,18
or 72
36,18
or 72
GW
BWE
BW(a-h)
x18: a,b
x36: a-d
x72: a-h
DQ(a-d)
BYTE WRITE
REGISTERS
CLK
D
Q
CE
CE2
CE2
D
Q
2/4/8
ENABLE
REGISTER
CE
CLK
INPUT
REGISTERS
CLK
OE
36,18
or 72
DQa - DQd
ZZ
POWER
DOWN
OE
2
Integrated Silicon Solution, Inc.
Rev. K
07/29/2010
IS61LF25672A
IS61VF25672A
IS61LF51236A IS61LF102418A
IS61VF51236A IS61VF102418A
119-PIN BGA
119-Ball, 14x22 mm BGA
165-PIN BGA
165-Ball, 13x15 mm BGA
BOTTOM VIEW
BOTTOM VIEW
209-BALL BGA
209-Ball, 14 mm x 22 mm BGA
1 mm Ball Pitch, 11 x 19 Ball Array
BOTTOM VIEW
Integrated Silicon Solution, Inc.
Rev. K
07/29/2010
3
IS61LF25672A
IS61VF25672A
IS61LF51236A IS61LF102418A
IS61VF51236A IS61VF102418A
PIN CONFIGURATION — 256K X 72, 209-Ball PBGA (TOP VIEW)
1
2
3
4
5
6
7
8
A
B
C
D
E
F
G
H
J
K
L
M
N
P
R
T
U
V
W
DQg
DQg
DQg
DQg
DQPg
DQc
DQc
DQc
DQc
NC
DQh
DQh
DQh
DQh
DQPd
DQd
DQd
DQd
DQd
DQg
DQg
DQg
DQg
DQPc
DQc
DQc
DQc
DQc
NC
DQh
DQh
DQh
DQh
DQPh
DQd
DQd
DQd
DQd
A
BWc
BWh
VSS
V
DDQ
VSS
V
DDQ
VSS
V
DDQ
CLK
V
DDQ
VSS
V
DDQ
VSS
V
DDQ
VSS
NC
A
TMS
CE2
BWg
BWd
NC
V
DDQ
VSS
V
DDQ
VSS
V
DDQ
NC
V
DDQ
VSS
V
DDQ
VSS
V
DDQ
NC
A
A
TDI
ADSP
NC
NC
NC
V
DD
VSS
V
DD
VSS
V
DD
VSS
V
DD
VSS
V
DD
VSS
V
DD
NC
A
A
A
ADSC
BWE
CE
OE
V
DD
NC
NC
NC
NC
NC
NC
NC
NC
ZZ
V
DD
MODE
A
A1
A0
ADV
A
NC
GW
V
DD
VSS
V
DD
VSS
V
DD
VSS
V
DD
VSS
V
DD
VSS
V
DD
NC
A
A
A
CE2
BWb
BWe
NC
V
DDQ
VSS
V
DDQ
VSS
V
DDQ
NC
V
DDQ
VSS
V
DDQ
VSS
V
DDQ
NC
A
A
TDO
9
A
BWf
BWa
VSS
V
DDQ
VSS
V
DDQ
VSS
V
DDQ
NC
V
DDQ
VSS
V
DDQ
VSS
V
DDQ
VSS
NC
A
TCK
10
DQb
DQb
DQb
DQb
DQPf
DQf
DQf
DQf
DQf
NC
DQa
DQa
DQa
DQa
DQPa
DQe
DQe
DQe
DQe
11
DQb
DQb
DQb
DQb
DQPb
DQf
DQf
DQf
DQf
NC
DQa
DQa
DQa
DQa
DQPe
DQe
DQe
DQe
DQe
11 x 19 Ball BGA—14 x 22 mm
2
Body—1 mm Ball Pitch
PIN DESCRIPTIONS
Symbol
A
A0, A1
ADV
ADSP
ADSC
GW
CLK
CE, CE2,
CE2
BWx
(x=a,b,c,d
e,f,g,h)
Pin Name
Address Inputs
Synchronous Burst Address Inputs
Synchronous Burst Address
Advance
Address Status Processor
Address Status Controller
Global Write Enable
Synchronous Clock
Synchronous Chip Select
Synchronous Byte Write
Controls
Symbol
BWE
OE
ZZ
MODE
TCK, TDO
TMS, TDI
NC
DQx
DQPx
V
DD
V
DDQ
Vss
Pin Name
Byte Write Enable
Output Enable
Power Sleep Mode
Burst Sequence Selection
JTAG Pins
No Connect
Data Inputs/Outputs
Data Inputs/Outputs
3.3V/2.5V Power Supply
Isolated Output Power Supply
3.3V
/2.5V
Ground
4
Integrated Silicon Solution, Inc.
Rev. K
07/29/2010
IS61LF25672A
IS61VF25672A
IS61LF51236A IS61LF102418A
IS61VF51236A IS61VF102418A
119 BGA PACKAGE PIN CONFIGURATION-
512K
X
36 (TOP VIEW)
1
A
B
C
D
E
F
G
H
J
K
L
M
N
P
R
T
U
V
DDQ
NC
NC
DQc
DQc
V
DDQ
DQc
DQc
V
DDQ
DQd
DQd
V
DDQ
DQd
DQd
NC
NC
V
DDQ
2
A
A
A
DQPc
DQc
DQc
DQc
DQc
V
DD
DQd
DQd
DQd
DQd
DQPd
A
NC
TMS
3
A
A
A
Vss
Vss
Vss
BWc
Vss
NC
Vss
BWd
Vss
Vss
Vss
MODE
A
TDI
4
ADSP
ADSC
V
DD
NC
CE
OE
ADV
GW
V
DD
CLK
NC
BWE
A
1
*
A
0
*
V
DD
A
TCK
5
A
A
A
Vss
Vss
Vss
BWb
Vss
NC
Vss
BWa
Vss
Vss
Vss
NC
A
TDO
6
A
A
A
DQPb
DQb
DQb
DQb
DQb
V
DD
DQa
DQa
DQa
DQa
DQPa
A
NC
NC
7
V
DDQ
NC
NC
DQb
DQb
V
DDQ
DQb
DQb
V
DDQ
DQa
DQa
V
DDQ
DQa
DQa
NC
ZZ
V
DDQ
Note:
* A
0
and A
1
are the two least significant bits (LSB) of the address field and set the internal burst counter if burst is desired.
PIN DESCRIPTIONS
Symbol
A
A0, A1
ADV
ADSP
ADSC
GW
CLK
CE
BWE
Pin Name
Address Inputs
Synchronous Burst Address Inputs
Synchronous Burst Address
Advance.
Address Status Processor
Address Status Controller
Global Write Enable
Synchronous Clock
Synchronous Chip Select
Byte Write Enable
Symbol
OE
ZZ
MODE
TCK, TDO
TMS, TDI
NC
DQa-DQd
DQPa-Pd
V
DD
V
DDQ
Vss
Pin Name
Output Enable
Power Sleep Mode
Burst Sequence Selection
JTAG Pins
No Connect
Data Inputs/Outputs
Data Inputs/Outputs
Power Supply
Output Power Supply
Ground
BWx
(x=a-d) Synchronous Byte Write Controls
Integrated Silicon Solution, Inc.
Rev. K
07/29/2010
5
查看更多>
大家创建工程的时候还会选择空工程么
CCS创建工程的时候有这么多选项， 有时候我就在想，空工程有多少人会用呢。 我比较懒，比较喜欢用现...
常见泽1 微控制器 MCU
最近用51单片机在做nrf905做一个无线收发，请高手指教，给我提供一个程序框图
最近在做nrf905做一个无线收发，请高手给我提供一个程序框图 最近在做51单片机nrf905做一个...
05210324kw 51单片机
基于单片机和触控模块的3D无线射频鼠标的设计与实现
鼠标作为电脑的一基本部件。扮演着重要的角色。随着科技的进步和市场的需求。鼠标也经历着快速的...
Jacktang 微控制器 MCU
我的wince下的fopen_s为何不能用
我的wince下的fopen_s为何不能用？错误提示 C3861: \'fopen_s\': ide...
eeworld_tw WindowsCE
CodeClip是个什么工具
在WinCE的PB5帮助中，有一个用CETK测试流驱动程序说明。其中提到 “使用CodeClip来获...
jimmywu2010 嵌入式系统
【Follow me第二季第3期】EK-RA6M5任务汇总
很荣幸参与【Follow me第二季第3期】，这期活动的开发板为EK-RA6M5，是由瑞萨官...
fastjs DigiKey得捷技术专区
热门器件
热门资源推荐
USB2I2C USB2SPI USB2ISP资料开发包 SD8100交直流电压表典型应用图 G.729在54X上的定点实现源代码 二叉排序树,建立一棵二叉树树,并输入数字进行排序 软件测试计划模板 IEEE的Multiprocessor论文集 iconworkshop图标制作 [资料]-JIS F7373-1996 Shipbuilding-Cast iron 10K swing check valves.pdf 红外遥控逻辑分析器。原代码+电路图 - RAR 压缩文件 嵌入式系统软件设计中的常用算法(完整版).
ESP32-CAM视频监控机器人 一个好的无刷电机控制芯片的关键点。 关于pic的IIC通信写地址问题 　　Spartan 3Ｅ以太网开发？？ 这些所谓的自组网的定义是啥？ (已出)正点原子STM32F4带屏探索者套件超低价350元包邮 基于Actel FPGA的UART应用 wire型和reg型的一点小疑惑 如何生成cpl文件 #来聊天啦#你在设计过程中是怎么保证“电源完整性”的？？
简洁的过零调功器电路设计与分析 单稳态控制电路设计与分析 光控电路设计与分析 永不缺相启动运行的电动机控制电路 IGBT模块通过控制门极阻断过电流 MT3608构成3.7V转12V的升压电路图 运算放大器IC741的基本工作原理及在电路中的实现方式 比较常见的功率整流器和滤波电路 一个简单的红外耳机电路 基于TDA1554的立体声放大器电路
器件捷径:
L0 L1 L2 L3 L4 L5 L6 L7 L8 L9 LA LB LC LD LE LF LG LH LI LJ LK LL LM LN LO LP LQ LR LS LT LU LV LW LX LY LZ M0 M1 M2 M3 M4 M5 M6 M7 M8 M9 MA MB MC MD ME MF MG MH MI MJ MK ML MM MN MO MP MQ MR MS MT MU MV MW MX MY MZ N0 N1 N2 N3 N4 N5 N6 N7 N8 NA NB NC ND NE NF NG NH NI NJ NK NL NM NN NO NP NQ NR NS NT NU NV NX NZ O0 O1 O2 O3 OA OB OC OD OE OF OG OH OI OJ OK OL OM ON OP OQ OR OS OT OV OX OY OZ P0 P1 P2 P3 P4 P5 P6 P7 P8 P9 PA PB PC PD PE PF PG PH PI PJ PK PL PM PN PO PP PQ PR PS PT PU PV PW PX PY PZ Q1 Q2 Q3 Q4 Q5 Q6 Q8 Q9 QA QB QC QE QF QG QH QK QL QM QP QR QS QT QV QW QX QY R0 R1 R2 R3 R4 R5 R6 R7 R8 R9 RA RB RC RD RE RF RG RH RI RJ RK RL RM RN RO RP RQ RR RS RT RU RV RW RX RY RZ
需要登录后才可以下载。
登录取消