DATASHEET
ISL6410, ISL6410A
Single Synchronous Buck Regulators with Integrated FET
The ISL6410, ISL6410A are synchronous current-mode
PWM regulators designed to provide a total DC-DC solution
for microcontrollers, microprocessors, CPLDs, FPGAs, core
processors/BBP/MAC, and ASICs. The ISL6410 should be
selected for applications using 3.3V ±10% as an input
voltage and the ISL6410A in applications requiring 5.0V
±10%.
These synchronous current mode PWM regulators have
integrated N- and P-Channel power MOSFETs and provide
pre-set pin programmable outputs. Synchronous rectification
with internal MOSFETs is used to achieve higher efficiency
and a reduced external component count. The operating
frequency of 750kHz typical allows the use of small inductor
and capacitor values. The device can be synchronized to an
external clock signal in the range of 500kHz to 1MHz. A
power good signal “PG” is generated when the output
voltage falls outside the regulation limits. Other features
include overcurrent protection and thermal overload
shutdown. The ISL6410, ISL6410A are available in an
MSOP 10 lead package.
FN9149
Rev 3.00
September 17, 2004
Features
• Fully Integrated Synchronous Buck Regulator
• PWM Fixed Output Voltage Options
- 1.8V, 1.5V or 1.2V with ISL6410 (VIN = 3.3V)
- 3.3V, 1.8V or 1.2V with ISL6410A (VIN = 5.0V)
• Continuous Output Current . . . . . . . . . . . . . . . . . . 600mA
• Ultra-Compact DC-DC Converter Design
• Stable with Small Ceramic Output Capacitors
• High Conversion Efficiency
• Extensive Circuit Protection and Monitoring features
- Overvoltage, UVLO
- Overcurrent
- Thermal Shutdown
• Available in MSOP and QFN packages
• QFN Package:
- Compliant to JEDEC PUB95 MO-220
QFN - Quad Flat No Leads - Package Outline
- Near Chip Scale Package footprint, which improves
PCB efficiency and has a thinner profile
• Pb-Free Packaging Available
Ordering Information
PART NUMBER*
ISL6410IR
ISL6410IRZ (Note)
ISL6410IU
ISL6410IUZ (Note)
ISL6410AIR
ISL6410AIRZ (Note)
ISL6410AIU
ISL6410AIUZ (Note)
TEMP.
RANGE (°C)
-40 to 85
-40 to 85
-40 to 85
-40 to 85
-40 to 85
-40 to 85
-40 to 85
-40 to 85
PACKAGE
16 Ld 4x4 QFN
16 Ld 4x4 QFN
(Pb-free)
10 Ld MSOP
16 Ld 4x4 QFN
16 Ld 4x4 QFN
(Pb-free)
10 Ld MSOP
PKG.
DWG. #
L16.4x4
L16.4x4
M10.118
L16.4x4
L16.4x4
M10.118
Applications
• CPUs, DSP, CPLDs, FPGAs
• ASICs
• DVD and DSL applications
• WLAN Cards
• Generic 5V to 3.3V Conversion
10 Ld MSOP (Pb-free) M10.118
10 Ld MSOP (Pb-free) M10.118
Pinouts
ISL6410 (MSOP)
TOP VIEW
PVCC
VIN
GND
PG
FB
1
2
3
4
5
10 PGND
9
8
7
6
L
EN
SYNC
VSET
VIN
CT
GND
PG
1
2
3
4
5
FB
6
NC
7
VSET
8
PG
*For tape and reel, add “-T”, “-TK” or “-T5K” suffix.
NOTE: Intersil Pb-free products employ special Pb-free material
sets; molding compounds/die attach materials and 100% matte tin
plate termination finish, which is compatible with both SnPb and
Pb-free soldering operations. Intersil Pb-free products are MSL
classified at Pb-free peak reflow temperatures that meet or exceed
the Pb-free requirements of IPC/JEDEC J Std-020B.
ISL6410 (QFN)
TOP VIEW
PGND
13
12 NC
11
RESET
10 EN
9
SYNC
PVCC
15
VIN
16
FN9149 Rev 3.00
September 17, 2004
Page 1 of 13
L
14
FN9149 Rev 3.00
September 17, 2004
Page 2 of 13
Functional Block Diagram for MSOP Version
ISL6410, ISL6410A
VIN
10µF
PVCC
1
0.1µF
2
VIN
CURRENT
SENSE
SOFT
START
SLOPE
COMPENSATION
EN
EA
GM
PWM
OVERCURRENT,
OVERVOLTAGE
LOGIC
L
9
3
GND
L1
8.2µH
GATE
DRIVE
VOUT
10µF
COMPENSATION
PGND
7
SYNC
750kHz
OSCILLATOR
10
6
VSET
POWER GOOD
PWM
V
OUT
UVLO
8
EN
PWM
REFERENCE
0.45V
FB
4
PG
5
NOTES:
1. VIN is 3.3V for ISL6410 and 5.0V for ISL6410A.
2. VSET in the above schematic is connected to VIN, so the VOUT is 1.8V for ISL6410 and 3.3V for ISL6410A.
FN9149 Rev 3.00
September 17, 2004
Page 3 of 13
Functional Block Diagram for QFN Version
ISL6410, ISL6410A
VIN
10µF
PVCC
15
0.1µF
16 VIN
CURRENT
SENSE
SOFT
START
SLOPE
COMPENSATION
EN
EA
GM
PWM
OVERCURRENT,
OVERVOLTAGE
LOGIC
L
14
3
GND
L1
8.2µH
GATE
DRIVE
VOUT
10µF
COMPENSATION
PGND
9
SYNC
750kHz
OSCILLATOR
13
7
VSET
POWER GOOD
PWM
V
OUT
UVLO
V
IN
11
RESET
BLOCK
RESET
10 EN
PWM
REFERENCE
0.45V
FB
4
PG
8
PG
2 C
T
5
NOTES:
1. VIN is 3.3V for ISL6410 and 5.0V for ISL6410A.
2. VSET in the above schematic is connected to VIN, so the VOUT is 1.8V for ISL6410 and 3.3V for ISL6410A.
ISL6410, ISL6410A
Typical Application Schematics
VIN
3.3V
±10%
C
IN
10µF
0.1µF
1
PVCC
2
VIN
PGND
10
L
9
L1
8.2µH
V
OUT
1.8V
C
OUT
10µF
ISL6410
3
GND
4
PG
5
FB
EN
8
SYNC
7
VSET
6
FIGURE 1. SCHEMATIC USING THE ISL6410 MSOP
VIN
5.0V
±10%
C
IN
10µF
0.1µF
1
PVCC
2
VIN
PGND
10
L
9
L1
12µH
V
OUT
3.3V
C
OUT
10µF
ISL6410A
3
GND
4
PG
5
FB
EN
8
SYNC
7
VSET
6
FIGURE 2. SCHEMATIC USING THE ISL6410A MSOP
+3.3V
VIN
PVCC
VIN
L
PGND
C
IN
10µF
GND
1µF
1
2
3
16 15 14 13
12
11
L1
8.2µH
C
OUT
10µF
NC
+1.2V
VOUT
VIN
GND
VSET
C7
0.1µF
C
T
0.01µF
NC
PG
CT
RESET
U1
10
GND ISL6410IR
EN
9
4
PG
SYNC
17
EP
FB
5
6
7
8
RESET
BAR
FIGURE 3. SCHEMATIC USING THE ISL6410 QFN
FN9149 Rev 3.00
September 17, 2004
Page 4 of 13
ISL6410, ISL6410A
Absolute Maximum Ratings
Supply Voltage, V
CC
. . . . . . . . . . . . . . . . . . . . . . . . . -0.3V to +6.0V
SYNC, FB, VSET & Enable Input (Note 3) . . . . -0.3V to VCC+0.3V
ESD Classification (Human Body Model) . . . . . . . . . . . . . . . Class 2
Thermal Information
Thermal Resistance (Typical)
JA
(°C/W)
JC
(°C/W)
MSOP Package (Note 4) . . . . . . . . . . .
128
NA
QFN Package (Notes 4, 5). . . . . . . . . .
45
7.5
Maximum Junction Temperature (Plastic Package) . . . . . . . . 150°C
Maximum Storage Temperature Range . . . . . . . . . . . -65°C to 150°C
Maximum Lead Temperature (10s, soldering . . . . . . . . . . . . . 260°C
Ambient Temperature Range. . . . . . . . . . . . . . . . . . . . -40°C to 85°C
Junction Temperature Range. . . . . . . . . . . . . . . . . . . -40°C to 125°C
CAUTION: Stresses above those listed in “Absolute Maximum Ratings” may cause permanent damage to the device. This is a stress only rating and operation of the
device at these or any other conditions above those indicated in the operational sections of this specification is not implied.
NOTES:
3. All voltages are with respect to GND.
4.
JA
is measured in free air with the component mounted on a high effective thermal conductivity test board with “direct attach” features. See
Tech Brief TB379.
5. For
JC
, the “case temp” location is the center of the exposed metal pad on the package underside.
Electrical Specifications
PARAMETER
V
CC
SUPPLY
Supply Voltage Range
Recommended operating conditions unless otherwise noted. V
IN
= 3.3V ±10% (ISL6410) or 5V ±10%
(ISL6410A), T
A
= 25°C (Note 6).
TEST CONDITIONS
MIN
TYP
MAX
UNITS
VIN (ISL6410)
VIN (ISL6410A)
3.0
4.5
2.62
2.53
4.27
4.1
-
-
-
-
-
3.3
5.0
2.68
2.59
4.37
4.22
2.3
5
10
150
20
3.6
5.5
2.73
2.64
4.45
4.32
-
10
15
-
25
V
V
V
V
V
V
mA
A
A
°C
°C
Input UVLO Threshold
V
TR
(ISL6410) Rising
V
TF
(ISL6410) Falling
V
TR
(ISL6410A) Rising
V
TF
(ISL6410A) Falling
Quiescent Supply Current
Shutdown Supply Current
I
OUT
= 0mA
EN = GND, T
A
= 25°C
EN = GND, T
A
= 85°C
Thermal Shutdown Temperature (Note 7)
Thermal Shutdown Hysteresis (Note 7)
SYNCHRONOUS BUCK PWM REGULATOR
Output Voltage
Rising Threshold
ISL6410, VSET = L
ISL6410, VSET = H
ISL6410, VSET = OPEN
ISL6410A, VSET = L
ISL6410A, VSET = H
ISL6410A, VSET = OPEN
-
-
-
-
-
-
-1.5
-0.5
-1.5
-
700
1.2
1.8
1.5
1.2
3.3
1.8
-
-
-
-
-
230
230
92
-
-
-
-
-
-
+1.5
+0.5
+1.5
600
1300
-
-
-
V
V
V
V
V
V
%
%
%
mA
mA
m
m
%
Output Voltage Accuracy
Line Regulation
Load Regulation
Maximum Output Current
Peak Output Current Limit
PMOS r
DS(ON)
NMOS r
DS(ON)
Efficiency
I
OUT
= 3mA, T
A
= -40°C to 85°C
I
OUT
= 3mA
I
OUT
= 3mA to 600mA
I
OUT
= 200mA
I
OUT
= 200mA
I
OUT
= 200mA, V
IN
= 3.3V, V
O
= 1.8V (ISL6410)
-
-
-
FN9149 Rev 3.00
September 17, 2004
Page 5 of 13
MEMS传感器
